lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <D53ZQ9HDYR37.2FKW9R4J0VTQJ@tecnico.ulisboa.pt>
Date: Thu, 24 Oct 2024 12:13:38 +0100
From: "Diogo Ivo" <diogo.ivo@...nico.ulisboa.pt>
To: "Diogo Ivo" <diogo.ivo@...nico.ulisboa.pt>, "Rob Herring"
 <robh@...nel.org>, "Krzysztof Kozlowski" <krzk+dt@...nel.org>, "Conor
 Dooley" <conor+dt@...nel.org>, "Thierry Reding" <thierry.reding@...il.com>,
 "Jonathan Hunter" <jonathanh@...dia.com>
Cc: <devicetree@...r.kernel.org>, <linux-tegra@...r.kernel.org>,
 <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] arm64: tegra: Add SDMMC sdr104-offsets for Tegra X1

Hello,

Gentle ping on this patch.

Best regards,
Diogo

On Mon Sep 23, 2024 at 7:24 PM WEST, Diogo Ivo wrote:
> Define the sdr104-specific offsets, preventing the driver from
> defaulting to the 1.8V offsets, which cause the system to hang during
> the SDR104 mode calibration.
>
> The zeroing of these values was chosen since it restores functionality
> and no better suggestions are provided by the Tegra X1 TRM.
>
> Signed-off-by: Diogo Ivo <diogo.ivo@...nico.ulisboa.pt>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ