[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
<MA0P287MB282284A77094A096573A23F2FE4A2@MA0P287MB2822.INDP287.PROD.OUTLOOK.COM>
Date: Tue, 29 Oct 2024 07:34:41 +0800
From: Chen Wang <unicorn_wang@...look.com>
To: Thomas Bonnefille <thomas.bonnefille@...tlin.com>
Cc: Thomas Petazzoni <thomas.petazzoni@...tlin.com>,
Miquèl Raynal <miquel.raynal@...tlin.com>,
devicetree@...r.kernel.org, linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org, Inochi Amaoto <inochiama@...look.com>
Subject: Re: [PATCH] riscv: dts: sophgo: fix pinctrl base-address
Hello~, Thomas
This problem is introduced by this patchset [1], which is still on the
sophgo/for-next branch and has not been submitted to the main line. So I
think the right thing to do is to submit another version v6 with your
bugfix.
Link:
https://lore.kernel.org/linux-riscv/20241010-sg2002-v5-0-a0f2e582b932@bootlin.com/
[1]
Thanks,
Chen
On 2024/10/28 18:43, Thomas Bonnefille wrote:
> Fix the base-address of the pinctrl controller to match its register
> address.
>
> Signed-off-by: Thomas Bonnefille <thomas.bonnefille@...tlin.com>
> ---
> arch/riscv/boot/dts/sophgo/sg2002.dtsi | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/riscv/boot/dts/sophgo/sg2002.dtsi b/arch/riscv/boot/dts/sophgo/sg2002.dtsi
> index 242fde84443f0d6a2c8476666dfa3d72727071b1..6616f578d190f7aa2a82b233fa9c55267b41ee0e 100644
> --- a/arch/riscv/boot/dts/sophgo/sg2002.dtsi
> +++ b/arch/riscv/boot/dts/sophgo/sg2002.dtsi
> @@ -16,7 +16,7 @@ memory@...00000 {
> };
>
> soc {
> - pinctrl: pinctrl@...8000 {
> + pinctrl: pinctrl@...1000 {
> compatible = "sophgo,sg2002-pinctrl";
> reg = <0x03001000 0x1000>,
> <0x05027000 0x1000>;
>
> ---
> base-commit: 45a544a62ef7cac9ecc69585a90da72ca68af898
> change-id: 20241028-fix-address-e7f0c40eac2c
>
> Best regards,
Powered by blists - more mailing lists