[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20241028091941.GA29461@lst.de>
Date: Mon, 28 Oct 2024 10:19:41 +0100
From: Christoph Hellwig <hch@....de>
To: Konrad Dybcio <konrad.dybcio@....qualcomm.com>
Cc: Christoph Hellwig <hch@....de>, Konrad Dybcio <konradybcio@...nel.org>,
Keith Busch <kbusch@...nel.org>, Jens Axboe <axboe@...nel.dk>,
Sagi Grimberg <sagi@...mberg.me>,
Bjorn Andersson <bjorn.andersson@....qualcomm.com>,
Marijn Suijten <marijn.suijten@...ainline.org>,
linux-nvme@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] nvme-pci: Force NVME_QUIRK_SIMPLE_SUSPEND on Qualcomm
hosts
On Fri, Oct 25, 2024 at 05:30:05PM +0200, Konrad Dybcio wrote:
> (Un?)fortunately, said platforms use FDT, so we can't fix that in ACPI.
Then generalize the acpi helper to a generic one checking ACPI and
DT and specify a proper DT binding.
If th requirement to put all devices into D3 is a plaform propery
a specific driver is always the wrong place for it.
> b) Adding such a property to the PCIe host node sounds a bit
> saner, but the NVMe code isn't aware of the RC. We could add
> something like:
Again, this all belongs into core code. The nvme driver is just
a consumer of this information, just like for example the AHCI
driver.
Powered by blists - more mailing lists