[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20241031225900.k3epw7xej757kz4d@desk>
Date: Thu, 31 Oct 2024 16:03:58 -0700
From: Pawan Gupta <pawan.kumar.gupta@...ux.intel.com>
To: Amit Shah <amit@...nel.org>
Cc: linux-kernel@...r.kernel.org, kvm@...r.kernel.org, x86@...nel.org,
linux-doc@...r.kernel.org, amit.shah@....com,
thomas.lendacky@....com, bp@...en8.de, tglx@...utronix.de,
peterz@...radead.org, jpoimboe@...nel.org, corbet@....net,
mingo@...hat.com, dave.hansen@...ux.intel.com, hpa@...or.com,
seanjc@...gle.com, pbonzini@...hat.com,
daniel.sneddon@...ux.intel.com, kai.huang@...el.com,
sandipan.das@....com, boris.ostrovsky@...cle.com,
Babu.Moger@....com, david.kaplan@....com
Subject: Re: [PATCH 1/2] x86: cpu/bugs: add support for AMD ERAPS feature
On Thu, Oct 31, 2024 at 04:39:24PM +0100, Amit Shah wrote:
> From: Amit Shah <amit.shah@....com>
>
> Remove explicit RET stuffing / filling on VMEXITs and context
> switches on AMD CPUs with the ERAPS feature (Turin+).
>
> With the Enhanced Return Address Prediction Security feature, any
> hardware TLB flush results in flushing of the RSB (aka RAP in AMD spec).
> This guarantees an RSB flush across context switches.
Is it that the mov to CR3 triggers the RSB flush?
> Feature documented in AMD PPR 57238.
I couldn't find ERAPS feature description here, I could only manage to find
the bit position:
24 ERAPS. Read-only. Reset: 1. Indicates support for enhanced return
address predictor security.
Could you please point me to the document/section where this is described?
Powered by blists - more mailing lists