[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <173073719041.380640.10202387939372853981.robh@kernel.org>
Date: Mon, 4 Nov 2024 10:19:50 -0600
From: "Rob Herring (Arm)" <robh@...nel.org>
To: Varadarajan Narayanan <quic_varada@...cinc.com>
Cc: linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
conor@...nel.org, linux-kernel@...r.kernel.org,
konradybcio@...nel.org, andersson@...nel.org, krzk+dt@...nel.org
Subject: Re: [PATCH v1 1/3] dt-bindings: cache: qcom,llcc: Add IPQ5424
compatible
On Mon, 04 Nov 2024 13:08:38 +0530, Varadarajan Narayanan wrote:
> Document the Last Level Cache Controller on IPQ5424. The
> 'broadcast' register space is present only in chipsets that have
> multiple instances of LLCC IP. Since IPQ5424 has only one
> instance, both the LLCC and LLCC_BROADCAST points to the same
> register space.
>
> Hence, allow only '1' reg & reg-names entry for IPQ5424.
>
> Signed-off-by: Varadarajan Narayanan <quic_varada@...cinc.com>
> ---
> .../devicetree/bindings/cache/qcom,llcc.yaml | 20 +++++++++++++++++--
> 1 file changed, 18 insertions(+), 2 deletions(-)
>
Reviewed-by: Rob Herring (Arm) <robh@...nel.org>
Powered by blists - more mailing lists