[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id:
<173151077551.1250875.2817493635093268101.git-patchwork-notify@kernel.org>
Date: Wed, 13 Nov 2024 15:12:55 +0000
From: patchwork-bot+linux-riscv@...nel.org
To: Alexandre Ghiti <alexghiti@...osinc.com>
Cc: linux-riscv@...ts.infradead.org, corbet@....net, paul.walmsley@...ive.com,
palmer@...belt.com, aou@...s.berkeley.edu, conor@...nel.org, robh@...nel.org,
krzk+dt@...nel.org, parri.andrea@...il.com, nathan@...nel.org,
peterz@...radead.org, mingo@...hat.com, will@...nel.org, longman@...hat.com,
boqun.feng@...il.com, arnd@...db.de, leobras@...hat.com, guoren@...nel.org,
linux-doc@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arch@...r.kernel.org
Subject: Re: [PATCH v6 00/13] Zacas/Zabha support and qspinlocks
Hello:
This series was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@...osinc.com>:
On Sun, 3 Nov 2024 15:51:40 +0100 you wrote:
> This implements [cmp]xchgXX() macros using Zacas and Zabha extensions
> and finally uses those newly introduced macros to add support for
> qspinlocks: note that this implementation of qspinlocks satisfies the
> forward progress guarantee.
>
> It also uses Ziccrse to provide the qspinlock implementation.
>
> [...]
Here is the summary with links:
- [v6,01/13] riscv: Move cpufeature.h macros into their own header
https://git.kernel.org/riscv/c/010e12aa4925
- [v6,02/13] riscv: Do not fail to build on byte/halfword operations with Zawrs
https://git.kernel.org/riscv/c/af042c457db0
- [v6,03/13] riscv: Implement cmpxchg32/64() using Zacas
https://git.kernel.org/riscv/c/38acdee32d23
- [v6,04/13] dt-bindings: riscv: Add Zabha ISA extension description
https://git.kernel.org/riscv/c/51624ddcf59d
- [v6,05/13] riscv: Implement cmpxchg8/16() using Zabha
https://git.kernel.org/riscv/c/1658ef4314b3
- [v6,06/13] riscv: Improve zacas fully-ordered cmpxchg()
https://git.kernel.org/riscv/c/6116e22ef33a
- [v6,07/13] riscv: Implement arch_cmpxchg128() using Zacas
https://git.kernel.org/riscv/c/f7bd2be7663c
- [v6,08/13] riscv: Implement xchg8/16() using Zabha
https://git.kernel.org/riscv/c/97ddab7fbea8
- [v6,09/13] asm-generic: ticket-lock: Reuse arch_spinlock_t of qspinlock
https://git.kernel.org/riscv/c/cbe82e140bb7
- [v6,10/13] asm-generic: ticket-lock: Add separate ticket-lock.h
https://git.kernel.org/riscv/c/22c33321e260
- [v6,11/13] riscv: Add ISA extension parsing for Ziccrse
https://git.kernel.org/riscv/c/2d36fe89d872
- [v6,12/13] dt-bindings: riscv: Add Ziccrse ISA extension description
https://git.kernel.org/riscv/c/447b2afbcde1
- [v6,13/13] riscv: Add qspinlock support
https://git.kernel.org/riscv/c/ab83647fadae
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
Powered by blists - more mailing lists