[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d394f125-f301-4cc6-a477-36d1267b614a@linumiz.com>
Date: Mon, 2 Dec 2024 10:21:26 +0530
From: Parthiban <parthiban@...umiz.com>
To: Cody Eksal <masterr3c0rd@...chal.quest>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley
<conor+dt@...nel.org>, Chen-Yu Tsai <wens@...e.org>,
Jernej Skrabec <jernej.skrabec@...il.com>,
Samuel Holland <samuel@...lland.org>, Maxime Ripard <mripard@...nel.org>
Cc: parthiban@...umiz.com, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-sunxi@...ts.linux.dev,
linux-kernel@...r.kernel.org, Andre Przywara <andre.przywara@....com>
Subject: Re: [PATCH 2/2] arm64: dts: allwinner: a100: Add syscon nodes
On 12/2/24 10:13 AM, Cody Eksal wrote:
> The Allwinner A100 has a system configuration block, denoted as SYS_CFG
> in the user manual's memory map. It is undocumented in the manual, but
> a glance at the vendor tree shows this block is similar to its
> predecessors in the A64 and H6. The A100 also has 3 SRAM blocks: A1, A2,
> and C. Add all of these to the SoC's device tree.
>
> Signed-off-by: Cody Eksal <masterr3c0rd@...chal.quest>
Reviewed-by: Parthiban Nallathambi <parthiban@...umiz.com>
Thanks,
Parthiban
> ---
> arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi | 31 ++++++++++++++++++++++++++
> 1 file changed, 31 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi
> index 29ac7716c7a5284ccf8af675db9c7d016785f0ff..31540a7ca1f01c6c2e69e329054aca16ffd112c4 100644
> --- a/arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi
> +++ b/arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi
> @@ -101,6 +101,37 @@ soc {
> #size-cells = <1>;
> ranges = <0 0 0 0x3fffffff>;
>
> + syscon: syscon@...0000 {
> + compatible = "allwinner,sun50i-a100-system-control",
> + "allwinner,sun50i-a64-system-control";
> + reg = <0x03000000 0x1000>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> +
> + sram_a1: sram@...00 {
> + compatible = "mmio-sram";
> + reg = <0x00020000 0x4000>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges = <0 0x00020000 0x4000>;
> + };
> + sram_c: sram@...00 {
> + compatible = "mmio-sram";
> + reg = <0x024000 0x21000>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges = <0 0x024000 0x21000>;
> + };
> + sram_a2: sram@...000 {
> + compatible = "mmio-sram";
> + reg = <0x0100000 0x14000>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges = <0 0x0100000 0x14000>;
> + };
> + };
> +
> ccu: clock@...1000 {
> compatible = "allwinner,sun50i-a100-ccu";
> reg = <0x03001000 0x1000>;
>
Powered by blists - more mailing lists