lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <173377165271.3923447.13887093195540246332.b4-ty@kernel.org>
Date: Mon,  9 Dec 2024 19:28:26 +0000
From: Will Deacon <will@...nel.org>
To: andersson@...nel.org,
	konradybcio@...nel.org,
	robh@...nel.org,
	krzk+dt@...nel.org,
	conor+dt@...nel.org,
	robimarko@...il.com,
	robin.murphy@....com,
	joro@...tes.org,
	Qingqing Zhou <quic_qqzhou@...cinc.com>
Cc: catalin.marinas@....com,
	kernel-team@...roid.com,
	Will Deacon <will@...nel.org>,
	linux-arm-msm@...r.kernel.org,
	devicetree@...r.kernel.org,
	linux-kernel@...r.kernel.org,
	iommu@...ts.linux.dev
Subject: Re: [PATCH 0/2] Add support for GPU SMMU on QCS615

On Fri, 22 Nov 2024 13:19:20 +0530, Qingqing Zhou wrote:
> Enable GPU SMMU function on QCS615 platform. GPU SMMU is required
> for address translation in GPU device.
> 
> device tree dependency:
> https://lore.kernel.org/all/20241104-add_initial_support_for_qcs615-v5-0-9dde8d7b80b0@quicinc.com/
> 
> gpucc dependency:
> https://lore.kernel.org/all/20241108-qcs615-mm-dt-nodes-v1-0-b2669cac0624@quicinc.com/
> https://lore.kernel.org/all/20241108-qcs615-mm-clockcontroller-v3-0-7d3b2d235fdf@quicinc.com/
> 
> [...]

Applied bindings change to will (for-joerg/arm-smmu/bindings), thanks!

[1/2] dt-bindings: arm-smmu: document QCS615 GPU SMMU
      https://git.kernel.org/will/c/d1e22c7145af

Cheers,
-- 
Will

https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ