[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <344eb4b3-1073-4c65-a8ba-fee943776627@amd.com>
Date: Wed, 11 Dec 2024 15:04:28 +0100
From: Michal Simek <michal.simek@....com>
To: Andrew Lunn <andrew@...n.ch>
Cc: linux-kernel@...r.kernel.org, monstr@...str.eu, michal.simek@...inx.com,
git@...inx.com, Conor Dooley <conor+dt@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Rob Herring <robh@...nel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@...r.kernel.org>,
"moderated list:ARM/ZYNQ ARCHITECTURE" <linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH 07/15] ARM: zynq: Add ethernet phy reset information to
DT(zc702)
Hi Andrew,
On 12/11/24 14:45, Andrew Lunn wrote:
> On Wed, Dec 11, 2024 at 01:41:26PM +0100, Michal Simek wrote:
>> Added phy reset gpio information for gem0.
>>
>> Signed-off-by: Michal Simek <michal.simek@....com>
>> ---
>>
>> arch/arm/boot/dts/xilinx/zynq-zc702.dts | 2 ++
>> 1 file changed, 2 insertions(+)
>>
>> diff --git a/arch/arm/boot/dts/xilinx/zynq-zc702.dts b/arch/arm/boot/dts/xilinx/zynq-zc702.dts
>> index 424e78f6c148..975385f4ac01 100644
>> --- a/arch/arm/boot/dts/xilinx/zynq-zc702.dts
>> +++ b/arch/arm/boot/dts/xilinx/zynq-zc702.dts
>> @@ -79,6 +79,8 @@ &gem0 {
>> phy-handle = <ðernet_phy>;
>> pinctrl-names = "default";
>> pinctrl-0 = <&pinctrl_gem0_default>;
>> + phy-reset-gpio = <&gpio0 11 0>;
>> + phy-reset-active-low;
>
> Hi Michal
>
> Could you point me at code which actually implements these two
> properties.
I have tracked it down and it was only used from 2016 to 2018 in Xilinx
downstream Linux repository. After that it was removed.
If you are interested
https://gitenterprise.xilinx.com/Linux/linux-xlnx/commit/6f43a25c416e532530eaed897acff6f5249907e4
>
> What is more normal is a reset-gpios property in the PHY node, or a
> reset-gpios in the MDIO node.
Thanks for review. This patch should be dropped from this series.
Thanks,
Michal
Powered by blists - more mailing lists