lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <bnc3walr3iemiz4ljb4agoer7moevnph4sm4x34nc7ybo3irhk@z65dk3nvr66u>
Date: Fri, 27 Dec 2024 23:09:47 +0100
From: Andi Shyti <andi.shyti@...nel.org>
To: Carlos Song <carlos.song@....com>
Cc: aisheng.dong@....com, frank.li@....com, shawnguo@...nel.org, 
	s.hauer@...gutronix.de, kernel@...gutronix.de, festevam@...il.com, 
	linux-i2c@...r.kernel.org, imx@...ts.linux.dev, linux-arm-kernel@...ts.infradead.org, 
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH v6] i2c: imx-lpi2c: add target mode support

Hi Carlos,

On Fri, Dec 27, 2024 at 03:28:57PM +0800, Carlos Song wrote:
> LPI2C support master controller and target controller enabled
> simultaneously. Both controllers share the same SDA/SCL lines
> and interrupt source but has a separate control and status
> registers. When target is enabled and an interrupt has been
> triggered, target register status will be checked to determine
> IRQ source. Then enter the corresponding interrupt handler
> function of master or target to handle the interrupt event.
> 
> This patch supports basic target data read/write operations in
> 7-bit target address. LPI2C target mode can be enabled by using
> I2C slave backend. I2C slave backend behaves like a standard I2C
> client. For simple use and test, Linux I2C slave EEPROM backend
> can be used.
> 
> Signed-off-by: Carlos Song <carlos.song@....com>

merged to i2c/i2c-host.

Thanks,
Andi

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ