linux-kernel - Re: [PATCH v2 0/2] Add support to scale DDR and L3 on SA8775P

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <ww3t3tu7p36qzlhcetaxif2xzrpgslydmuqo3fqvisbuar4bjh@qc2u43dck3qi>
Date: Thu, 26 Dec 2024 22:35:17 -0600
From: Bjorn Andersson <andersson@...nel.org>
To: Jagadeesh Kona <quic_jkona@...cinc.com>
Cc: Konrad Dybcio <konradybcio@...nel.org>, Rob Herring <robh@...nel.org>, 
	Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, 
	Ajit Pandey <quic_ajipan@...cinc.com>, Imran Shaik <quic_imrashai@...cinc.com>, 
	Taniya Das <quic_tdas@...cinc.com>, Satya Priya Kakitapalli <quic_skakitap@...cinc.com>, 
	linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, 
	Shivnandan Kumar <quic_kshivnan@...cinc.com>
Subject: Re: [PATCH v2 0/2] Add support to scale DDR and L3 on SA8775P

On Tue, Nov 12, 2024 at 06:14:10PM +0530, Jagadeesh Kona wrote:
> Add support to scale DDR and L3 frequencies
> based on CPU frequencies on Qualcomm SA8775P
> platform. Also add LMH interrupts in cpufreq_hw
> node to indicate if there is any thermal throttle.
> 
> The changes in this series are dependent on below series changes:
> https://lore.kernel.org/all/20241112075826.28296-1-quic_rlaggysh@quicinc.com/

This dependency didn't materialize, so I can only guess that this patch
will have to be changed accordingly. As such, I'm dropping your series
from my queue as well.

It would be much appreciated if you send such tightly dependent 
patches together in the same series in the future.

Regards,
Bjorn

> 
> Signed-off-by: Jagadeesh Kona <quic_jkona@...cinc.com>
> ---
> Changes in v2:
> - Squashed 1st and 2nd patches into a single patch as per review
>   comments.
> - Alinged the & properly for ICC phandles in CPU DT nodes.
> - Updated the commit text for LMH interrupts patch.
> - Link to v1: https://lore.kernel.org/r/20241017-sa8775p-cpufreq-l3-ddr-scaling-v1-0-074e0fb80b33@quicinc.com
> 
> ---
> Jagadeesh Kona (2):
>       arm64: dts: qcom: sa8775p: Add CPU OPP tables to scale DDR/L3
>       arm64: dts: qcom: sa8775p: Add LMH interrupts for cpufreq_hw node
> 
>  arch/arm64/boot/dts/qcom/sa8775p.dtsi | 215 ++++++++++++++++++++++++++++++++++
>  1 file changed, 215 insertions(+)
> ---
> base-commit: c38b541e924a8c5494db67b0ebf04cbcd84ca767
> change-id: 20241112-sa8775p-cpufreq-l3-ddr-scaling-e10b3d71a80b
> 
> Best regards,
> -- 
> Jagadeesh Kona <quic_jkona@...cinc.com>
>