linux-kernel - Re: [PATCH v2] clk: thead: Fix TH1520 emmc and shdci clock rate

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-Id: 
 <173861016376.3409359.6278098615754721919.git-patchwork-notify@kernel.org>
Date: Mon, 03 Feb 2025 19:16:03 +0000
From: patchwork-bot+linux-riscv@...nel.org
To: Maxim Kiselev <bigunclemax@...il.com>
Cc: linux-riscv@...ts.infradead.org, drew@...7.com, guoren@...nel.org,
 wefu@...hat.com, mturquette@...libre.com, sboyd@...nel.org,
 frank.li@...o.com, jszhang@...nel.org, linux-clk@...r.kernel.org,
 linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2] clk: thead: Fix TH1520 emmc and shdci clock rate

Hello:

This patch was applied to riscv/linux.git (fixes)
by Stephen Boyd <sboyd@...nel.org>:

On Tue, 10 Dec 2024 11:30:27 +0300 you wrote:
> From: Maksim Kiselev <bigunclemax@...il.com>
> 
> In accordance with LicheePi 4A BSP the clock that comes to emmc/sdhci
> is 198Mhz which is got through frequency division of source clock
> VIDEO PLL by 4 [1].
> 
> But now the AP_SUBSYS driver sets the CLK EMMC SDIO to the same
> frequency as the VIDEO PLL, equal to 792 MHz. This causes emmc/sdhci
> to work 4 times slower.
> 
> [...]

Here is the summary with links:
  - [v2] clk: thead: Fix TH1520 emmc and shdci clock rate
    https://git.kernel.org/riscv/c/f4bf0b909a6b

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html