lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <fb30574a-d238-424c-a464-0f7a5707c46a@intel.com>
Date: Tue, 4 Feb 2025 13:05:18 -0800
From: Dave Hansen <dave.hansen@...el.com>
To: "Christoph Lameter (Ampere)" <cl@...two.org>,
 Maciej Wieczor-Retman <maciej.wieczor-retman@...el.com>
Cc: luto@...nel.org, xin@...or.com, kirill.shutemov@...ux.intel.com,
 palmer@...belt.com, tj@...nel.org, andreyknvl@...il.com, brgerst@...il.com,
 ardb@...nel.org, dave.hansen@...ux.intel.com, jgross@...e.com,
 will@...nel.org, akpm@...ux-foundation.org, arnd@...db.de, corbet@....net,
 dvyukov@...gle.com, richard.weiyang@...il.com, ytcoode@...il.com,
 tglx@...utronix.de, hpa@...or.com, seanjc@...gle.com,
 paul.walmsley@...ive.com, aou@...s.berkeley.edu, justinstitt@...gle.com,
 jason.andryuk@....com, glider@...gle.com, ubizjak@...il.com,
 jannh@...gle.com, bhe@...hat.com, vincenzo.frascino@....com,
 rafael.j.wysocki@...el.com, ndesaulniers@...gle.com, mingo@...hat.com,
 catalin.marinas@....com, junichi.nomura@....com, nathan@...nel.org,
 ryabinin.a.a@...il.com, dennis@...nel.org, bp@...en8.de,
 kevinloughlin@...gle.com, morbo@...gle.com, dan.j.williams@...el.com,
 julian.stecklina@...erus-technology.de, peterz@...radead.org,
 kees@...nel.org, kasan-dev@...glegroups.com, x86@...nel.org,
 linux-arm-kernel@...ts.infradead.org, linux-riscv@...ts.infradead.org,
 linux-kernel@...r.kernel.org, linux-mm@...ck.org, llvm@...ts.linux.dev,
 linux-doc@...r.kernel.org
Subject: Re: [PATCH 00/15] kasan: x86: arm64: risc-v: KASAN tag-based mode for
 x86

On 2/4/25 10:58, Christoph Lameter (Ampere) wrote:
> ARM64 supports MTE which is hardware support for tagging 16 byte granules
> and verification of tags in pointers all in hardware and on some platforms
> with *no* performance penalty since the tag is stored in the ECC areas of
> DRAM and verified at the same time as the ECC.
> 
> Could we get support for that? This would allow us to enable tag checking
> in production systems without performance penalty and no memory overhead.

At least on the Intel side, there's no trajectory for doing something
like the MTE architecture for memory tagging. The DRAM "ECC" area is in
very high demand and if anything things are moving away from using ECC
"bits" for anything other than actual ECC. Even the MKTME+integrity
(used for TDX) metadata is probably going to find a new home at some point.

This shouldn't be a surprise to anyone on cc here. If it is, you should
probably be reaching out to Intel over your normal channels.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ