[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <8bd9c793-aac6-a330-ea8f-3bde0230a20b@gentwo.org>
Date: Tue, 4 Feb 2025 10:58:23 -0800 (PST)
From: "Christoph Lameter (Ampere)" <cl@...two.org>
To: Maciej Wieczor-Retman <maciej.wieczor-retman@...el.com>
cc: luto@...nel.org, xin@...or.com, kirill.shutemov@...ux.intel.com,
palmer@...belt.com, tj@...nel.org, andreyknvl@...il.com, brgerst@...il.com,
ardb@...nel.org, dave.hansen@...ux.intel.com, jgross@...e.com,
will@...nel.org, akpm@...ux-foundation.org, arnd@...db.de, corbet@....net,
dvyukov@...gle.com, richard.weiyang@...il.com, ytcoode@...il.com,
tglx@...utronix.de, hpa@...or.com, seanjc@...gle.com,
paul.walmsley@...ive.com, aou@...s.berkeley.edu, justinstitt@...gle.com,
jason.andryuk@....com, glider@...gle.com, ubizjak@...il.com,
jannh@...gle.com, bhe@...hat.com, vincenzo.frascino@....com,
rafael.j.wysocki@...el.com, ndesaulniers@...gle.com, mingo@...hat.com,
catalin.marinas@....com, junichi.nomura@....com, nathan@...nel.org,
ryabinin.a.a@...il.com, dennis@...nel.org, bp@...en8.de,
kevinloughlin@...gle.com, morbo@...gle.com, dan.j.williams@...el.com,
julian.stecklina@...erus-technology.de, peterz@...radead.org,
kees@...nel.org, kasan-dev@...glegroups.com, x86@...nel.org,
linux-arm-kernel@...ts.infradead.org, linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org, linux-mm@...ck.org, llvm@...ts.linux.dev,
linux-doc@...r.kernel.org
Subject: Re: [PATCH 00/15] kasan: x86: arm64: risc-v: KASAN tag-based mode
for x86
ARM64 supports MTE which is hardware support for tagging 16 byte granules
and verification of tags in pointers all in hardware and on some platforms
with *no* performance penalty since the tag is stored in the ECC areas of
DRAM and verified at the same time as the ECC.
Could we get support for that? This would allow us to enable tag checking
in production systems without performance penalty and no memory overhead.
Powered by blists - more mailing lists