[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250215155359.321513-5-matthew.gerlach@linux.intel.com>
Date: Sat, 15 Feb 2025 09:53:56 -0600
From: Matthew Gerlach <matthew.gerlach@...ux.intel.com>
To: lpieralisi@...nel.org,
kw@...ux.com,
manivannan.sadhasivam@...aro.org,
robh@...nel.org,
bhelgaas@...gle.com,
krzk+dt@...nel.org,
conor+dt@...nel.org,
dinguyen@...nel.org,
joyce.ooi@...el.com,
linux-pci@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Cc: matthew.gerlach@...era.com,
peter.colberg@...era.com,
Matthew Gerlach <matthew.gerlach@...ux.intel.com>
Subject: [PATCH v7 4/7] arm64: dts: agilex: move bus@...00000 to socfpga_agilex.dtsi
The bus from HPS to the FPGA is part of the SoC. Move its
device tree node to socfpga_agilex.dtsi to allow it to be
referenced by any board.
Signed-off-by: Matthew Gerlach <matthew.gerlach@...ux.intel.com>
---
v7:
- Fix sorting of nodes.
v6:
- New patch to series.
---
arch/arm64/boot/dts/intel/socfpga_agilex.dtsi | 10 +++++++
.../boot/dts/intel/socfpga_agilex_n6000.dts | 30 +++++++------------
2 files changed, 21 insertions(+), 19 deletions(-)
diff --git a/arch/arm64/boot/dts/intel/socfpga_agilex.dtsi b/arch/arm64/boot/dts/intel/socfpga_agilex.dtsi
index 202b4404577e..3f4fb9cb312f 100644
--- a/arch/arm64/boot/dts/intel/socfpga_agilex.dtsi
+++ b/arch/arm64/boot/dts/intel/socfpga_agilex.dtsi
@@ -678,5 +678,15 @@ qspi: spi@...d2000 {
status = "disabled";
};
+
+ bus80000000: bus@...00000 {
+ compatible = "simple-bus";
+ reg = <0x80000000 0x60000000>,
+ <0xf9000000 0x00100000>;
+ reg-names = "axi_h2f", "axi_h2f_lw";
+ #address-cells = <2>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x00000000 0x00000000 0x00000000>;
+ };
};
};
diff --git a/arch/arm64/boot/dts/intel/socfpga_agilex_n6000.dts b/arch/arm64/boot/dts/intel/socfpga_agilex_n6000.dts
index 55f825c5245f..62d2b3febbdd 100644
--- a/arch/arm64/boot/dts/intel/socfpga_agilex_n6000.dts
+++ b/arch/arm64/boot/dts/intel/socfpga_agilex_n6000.dts
@@ -25,26 +25,22 @@ memory@...00000 {
/* We expect the bootloader to fill in the reg */
reg = <0 0x80000000 0 0>;
};
+};
- soc@0 {
- bus@...00000 {
- compatible = "simple-bus";
- reg = <0x80000000 0x60000000>,
- <0xf9000000 0x00100000>;
- reg-names = "axi_h2f", "axi_h2f_lw";
- #address-cells = <2>;
- #size-cells = <1>;
- ranges = <0x00000000 0x00000000 0xf9000000 0x00001000>;
+&bus80000000 {
+ ranges = <0x00000000 0x00000000 0xf9000000 0x00001000>;
- dma-controller@0 {
- compatible = "intel,hps-copy-engine";
- reg = <0x00000000 0x00000000 0x00001000>;
- #dma-cells = <1>;
- };
- };
+ dma-controller@0 {
+ compatible = "intel,hps-copy-engine";
+ reg = <0x00000000 0x00000000 0x00001000>;
+ #dma-cells = <1>;
};
};
+&fpga_mgr {
+ status = "disabled";
+};
+
&osc1 {
clock-frequency = <25000000>;
status = "okay";
@@ -61,7 +57,3 @@ &uart1 {
&watchdog0 {
status = "okay";
};
-
-&fpga_mgr {
- status = "disabled";
-};
--
2.34.1
Powered by blists - more mailing lists