[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAGb2v66gSuv6egek05QfpRZNH=Rn-eZXxQ_GVfDWpJ-HuojX_w@mail.gmail.com>
Date: Mon, 17 Feb 2025 23:11:35 +0800
From: Chen-Yu Tsai <wens@...e.org>
To: Andre Przywara <andre.przywara@....com>
Cc: Linus Walleij <linus.walleij@...aro.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>,
Jernej Skrabec <jernej.skrabec@...il.com>, Samuel Holland <samuel@...lland.org>,
linux-gpio@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-sunxi@...ts.linux.dev,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2 2/8] pinctrl: sunxi: increase number of GPIO bank regulators
On Fri, Feb 14, 2025 at 8:40 AM Andre Przywara <andre.przywara@....com> wrote:
>
> By design, the Allwinner pinctrl IP always supported up to 11 GPIO banks,
> though no SoC ever used more than 9 banks so far.
> The Allwinner A523 has pins in all 11 banks, which exceeds the number of
> per-bank regulators that we currently support, as this was set to 9.
>
> Increase the size of the array to hold up to 11 regulator structs, to
> support pins in bank J and K as well.
>
> Signed-off-by: Andre Przywara <andre.przywara@....com>
Reviewed-by: Chen-Yu Tsai <wens@...e.org>
Powered by blists - more mailing lists