linux-kernel - Re: [PATCH v2 1/2] riscv: dts: starfive: jh7110-common: increase mmc0 max-frequency

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID:
 <TYCPR01MB84379D3E0552FD990424173C98C62@TYCPR01MB8437.jpnprd01.prod.outlook.com>
Date: Sat, 22 Feb 2025 22:17:34 +0800
From: Shengyu Qu <wiagn233@...look.com>
To: maud_spierings@...mail.com, Conor Dooley <conor@...nel.org>,
 Emil Renner Berthing <kernel@...il.dk>, Rob Herring <robh@...nel.org>,
 Krzysztof Kozlowski <krzk+dt@...nel.org>,
 Paul Walmsley <paul.walmsley@...ive.com>, Palmer Dabbelt
 <palmer@...belt.com>, Albert Ou <aou@...s.berkeley.edu>,
 Alexandre Ghiti <alex@...ti.fr>
Cc: wiagn233@...look.com, linux-riscv@...ts.infradead.org,
 devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2 1/2] riscv: dts: starfive: jh7110-common: increase mmc0
 max-frequency

Hi,

Let's continue our discussion here.

Will EMMC speed increase if we only apply patch 1?

Also, about your clock-rates modification in patch 2, I CCed William Qiu
so that we might get some more information about this.

Besides I've done a speed test with unlimitied clock-rates and an early
state of SOC clock driver on visionfive 2 when I was working on AXP15060
driver before: 
http://forum.rvspace.org/t/question-about-sd-card-speed/1741/21

Best regards,
Shengyu

在 2025/2/22 21:34, Maud Spierings via B4 Relay 写道:
> From: Maud Spierings <maud_spierings@...mail.com>
> 
> This sdio interface is capable of more than 100 MHz as already indicated
> by the cap_hs200-1_8v attribute. Increase the max-frequency to 200 MHz
> so users of this dtsi can increase their SDIO bus speed.
> 
> Signed-off-by: Maud Spierings <maud_spierings@...mail.com>
> ---
>   arch/riscv/boot/dts/starfive/jh7110-common.dtsi | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi
> index dd2eefc295e5c8b568a02104ec2189e66b378904..19ca8dc24617c2ad565a4a9b2d9af9bd9491f22e 100644
> --- a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi
> +++ b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi
> @@ -258,7 +258,7 @@ &i2c6 {
>   };
>   
>   &mmc0 {
> -	max-frequency = <100000000>;
> +	max-frequency = <200000000>;
>   	assigned-clocks = <&syscrg JH7110_SYSCLK_SDIO0_SDCARD>;
>   	assigned-clock-rates = <50000000>;
>   	bus-width = <8>;
>