lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
 <ZQ0PR01MB1302A225A08A120789EC318DF2CCA@ZQ0PR01MB1302.CHNPR01.prod.partner.outlook.cn>
Date: Fri, 28 Feb 2025 08:13:28 +0000
From: Changhuang Liang <changhuang.liang@...rfivetech.com>
To: Jai Luthra <jai.luthra@...ux.dev>, Krzysztof Kozlowski <krzk@...nel.org>
CC: Yemike Abhilash Chandra <y-abhilashchandra@...com>,
	"linux-media@...r.kernel.org" <linux-media@...r.kernel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
	"mripard@...nel.org" <mripard@...nel.org>, "mchehab@...nel.org"
	<mchehab@...nel.org>, "robh@...nel.org" <robh@...nel.org>,
	"krzk+dt@...nel.org" <krzk+dt@...nel.org>, "conor+dt@...nel.org"
	<conor+dt@...nel.org>, "devarsht@...com" <devarsht@...com>,
	"vaishnav.a@...com" <vaishnav.a@...com>, "r-donadkar@...com"
	<r-donadkar@...com>, "u-kumar1@...com" <u-kumar1@...com>
Subject:
 回复: [PATCH v4 1/2] dt-bindings: media: cdns,csi2rx.yaml: Add optional interrupts for cdns-csi2rx

Hi, Jai

> Hi Krzysztof,
> 
> On Fri, Feb 28, 2025 at 08:34:22AM +0100, Krzysztof Kozlowski wrote:
> > On Thu, Feb 27, 2025 at 01:59:19PM +0530, Yemike Abhilash Chandra
> wrote:
> > > diff --git
> > > a/Documentation/devicetree/bindings/media/cdns,csi2rx.yaml
> > > b/Documentation/devicetree/bindings/media/cdns,csi2rx.yaml
> > > index 2008a47c0580..054ed4b94312 100644
> > > --- a/Documentation/devicetree/bindings/media/cdns,csi2rx.yaml
> > > +++ b/Documentation/devicetree/bindings/media/cdns,csi2rx.yaml
> > > @@ -24,6 +24,16 @@ properties:
> > >    reg:
> > >      maxItems: 1
> > >
> > > +  interrupts:
> > > +    minItems: 1
> > > +    maxItems: 2
> > > +
> > > +  interrupt-names:
> > > +    minItems: 1
> > > +    items:
> > > +      - const: error_irq
> > > +      - const: irq
> >
> > And how is this second interrupt in existing integrations?
> >
> 
> TI SoCs integrate both of these if I understood the TRM correctly.

StarFive JH7110 SoC also integrates both of these too.

Best Regards,
Changhuang

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ