lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <174198247870.1604753.16869100845723436708.b4-ty@kernel.org>
Date: Fri, 14 Mar 2025 15:01:08 -0500
From: Bjorn Andersson <andersson@...nel.org>
To: konradybcio@...nel.org,
	robh@...nel.org,
	krzk+dt@...nel.org,
	conor+dt@...nel.org,
	quic_srichara@...cinc.com,
	quic_devipriy@...cinc.com,
	linux-arm-msm@...r.kernel.org,
	devicetree@...r.kernel.org,
	linux-kernel@...r.kernel.org,
	Manikanta Mylavarapu <quic_mmanikan@...cinc.com>
Cc: quic_varada@...cinc.com
Subject: Re: [PATCH v1] arm64: dts: qcom: ipq9574: fix the msi interrupt numbers of pcie3


On Thu, 13 Mar 2025 12:44:22 +0530, Manikanta Mylavarapu wrote:
> The MSI interrupt numbers of the PCIe3 controller are incorrect. Due
> to this, the functional bring up of the QDSP6 processor on the PCIe
> endpoint has failed. Correct the MSI interrupt numbers to properly
> bring up the QDSP6 processor on the PCIe endpoint.
> 
> 

Applied, thanks!

[1/1] arm64: dts: qcom: ipq9574: fix the msi interrupt numbers of pcie3
      commit: c87d58bc7f831bf3d887e6ec846246cb673c2e50

Best regards,
-- 
Bjorn Andersson <andersson@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ