[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Z9tASE2-adiEUT-3@colin-ia-desktop>
Date: Wed, 19 Mar 2025 17:08:08 -0500
From: Colin Foster <colin.foster@...advantage.com>
To: Rasmus Villemoes <ravi@...vas.dk>
Cc: Lee Jones <lee@...nel.org>, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org,
Felix Blix Everberg <felix.blix@...vas.dk>
Subject: Re: [PATCH 3/8] mfd: ocelot: rework SPI (re-)initialization after
chip reset
Hi Rasmus,
On Wed, Mar 19, 2025 at 01:30:53PM +0100, Rasmus Villemoes wrote:
> As the comments in ocelot-spi.c explain, after a chip reset, the
> CFGSTAT register must be written again setting the appropriate number
> of padding bytes; otherwise reads are not reliable.
>
> However, the way the code is currently structured violates that: After
> the BIT_SOFT_CHIP_RST is written, ocelot_chip_reset() immediately
> enters a readx_poll_timeout().
I ran this new version and everything worked - and I've not seen an
issue in previous versions. I'm looking for guidance as to whether this
should include a Fixes tag and be backported.
Great find, by the way! Is there any information you would like from my
setup? I'm happy to add a reviewed tag, and my "tested" would be that I
ran it.
Colin Foster
Powered by blists - more mailing lists