[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250402113201.151195-2-j-choudhary@ti.com>
Date: Wed, 2 Apr 2025 17:01:57 +0530
From: Jayesh Choudhary <j-choudhary@...com>
To: <robh@...nel.org>, <krzk+dt@...nel.org>, <conor+dt@...nel.org>,
<nm@...com>, <vigneshr@...com>, <afd@...com>, <s-vadapalli@...com>,
<linux-kernel@...r.kernel.org>
CC: <kristo@...nel.org>, <rogerq@...nel.org>, <kishon@...nel.org>,
<devicetree@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>,
<j-choudhary@...com>
Subject: [PATCH v2 1/5] dt-bindings: soc: ti: ti,j721e-system-controller: Add PCIe ctrl property
From: Andrew Davis <afd@...com>
Add a pattern property for pcie-ctrl which can be part of this controller.
Signed-off-by: Andrew Davis <afd@...com>
[j-choudhary@...com: Change description and add example]
Signed-off-by: Jayesh Choudhary <j-choudhary@...com>
---
.../bindings/soc/ti/ti,j721e-system-controller.yaml | 10 ++++++++++
1 file changed, 10 insertions(+)
diff --git a/Documentation/devicetree/bindings/soc/ti/ti,j721e-system-controller.yaml b/Documentation/devicetree/bindings/soc/ti/ti,j721e-system-controller.yaml
index 378e9cc5fac2..13b6b6fa5dee 100644
--- a/Documentation/devicetree/bindings/soc/ti/ti,j721e-system-controller.yaml
+++ b/Documentation/devicetree/bindings/soc/ti/ti,j721e-system-controller.yaml
@@ -68,6 +68,11 @@ patternProperties:
description:
The node corresponding to SoC chip identification.
+ "^pcie-ctrl@[0-9a-f]+$":
+ type: object
+ description:
+ The node corresponding to PCIe control register.
+
required:
- compatible
- reg
@@ -110,5 +115,10 @@ examples:
compatible = "ti,am654-chipid";
reg = <0x14 0x4>;
};
+
+ pcie0_ctrl: pcie-ctrl@...0 {
+ compatible = "ti,j784s4-pcie-ctrl", "syscon";
+ reg = <0x4070 0x4>;
+ };
};
...
--
2.34.1
Powered by blists - more mailing lists