[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250407104937.315783-3-ben717@andestech.com>
Date: Mon, 7 Apr 2025 18:49:30 +0800
From: Ben Zong-You Xie <ben717@...estech.com>
To: <devicetree@...r.kernel.org>, <linux-riscv@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>
CC: <paul.walmsley@...ive.com>, <palmer@...belt.com>, <aou@...s.berkeley.edu>,
<alex@...ti.fr>, <robh@...nel.org>, <krzk+dt@...nel.org>,
<conor+dt@...nel.org>, <tglx@...utronix.de>,
<daniel.lezcano@...aro.org>, <prabhakar.mahadev-lad.rj@...renesas.com>,
<tim609@...estech.com>, "Ben
Zong-You Xie" <ben717@...estech.com>
Subject: [PATCH 2/9] dt-bindings: riscv: add Andes QiLai SoC and the Voyager board bindings
Add DT binding documentation for the Andes QiLai SoC and the
Voyager development board.
Signed-off-by: Ben Zong-You Xie <ben717@...estech.com>
---
.../devicetree/bindings/riscv/andes.yaml | 25 +++++++++++++++++++
MAINTAINERS | 5 ++++
2 files changed, 30 insertions(+)
create mode 100644 Documentation/devicetree/bindings/riscv/andes.yaml
diff --git a/Documentation/devicetree/bindings/riscv/andes.yaml b/Documentation/devicetree/bindings/riscv/andes.yaml
new file mode 100644
index 000000000000..aa1edf1fdec7
--- /dev/null
+++ b/Documentation/devicetree/bindings/riscv/andes.yaml
@@ -0,0 +1,25 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/riscv/andes.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Andes SoC-based boards
+
+maintainers:
+ - Ben Zong-You Xie <ben717@...estech.com>
+
+description:
+ Andes SoC-based boards
+
+properties:
+ $nodename:
+ const: '/'
+ compatible:
+ oneOf:
+ - items:
+ - enum:
+ - andestech,voyager
+ - const: andestech,qilai
+
+additionalProperties: true
diff --git a/MAINTAINERS b/MAINTAINERS
index 96b827049501..a0ccac1cca29 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -20725,6 +20725,11 @@ F: drivers/irqchip/irq-riscv-intc.c
F: include/linux/irqchip/riscv-aplic.h
F: include/linux/irqchip/riscv-imsic.h
+RISC-V ANDES SoC Support
+M: Ben Zong-You Xie <ben717@...estech.com>
+S: Maintained
+F: Documentation/devicetree/bindings/riscv/andes.yaml
+
RISC-V ARCHITECTURE
M: Paul Walmsley <paul.walmsley@...ive.com>
M: Palmer Dabbelt <palmer@...belt.com>
--
2.34.1
Powered by blists - more mailing lists