[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20250422130127.GA238494@francesco-nb>
Date: Tue, 22 Apr 2025 15:01:27 +0200
From: Francesco Dolcini <francesco@...cini.it>
To: Wojciech Dubowik <Wojciech.Dubowik@...com>
Cc: linux-kernel@...r.kernel.org, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Shawn Guo <shawnguo@...nel.org>,
Sascha Hauer <s.hauer@...gutronix.de>,
Pengutronix Kernel Team <kernel@...gutronix.de>,
Fabio Estevam <festevam@...il.com>, devicetree@...r.kernel.org,
imx@...ts.linux.dev, linux-arm-kernel@...ts.infradead.org,
Francesco Dolcini <francesco@...cini.it>,
Philippe Schenker <philippe.schenker@...ulsing.ch>,
stable@...r.kernel.org
Subject: Re: [PATCH v2] arm64: dts: imx8mm-verdin: Link reg_usdhc2_vqmmc to
usdhc2
Hello Wojciech,
On Tue, Apr 22, 2025 at 02:46:15PM +0200, Wojciech Dubowik wrote:
> Define vqmmc regulator-gpio for usdhc2 with vin-supply
> coming from LDO5.
>
> Without this definition LDO5 will be powered down, disabling
> SD card after bootup. This has been introduced in commit
> f5aab0438ef1 ("regulator: pca9450: Fix enable register for LDO5").
>
> Fixes: f5aab0438ef1 ("regulator: pca9450: Fix enable register for LDO5")
>
> Cc: stable@...r.kernel.org
> Signed-off-by: Wojciech Dubowik <Wojciech.Dubowik@...com>
> ---
> v1 -> v2: https://lore.kernel.org/all/20250417112012.785420-1-Wojciech.Dubowik@mt.com/
> - define gpio regulator for LDO5 vin controlled by vselect signal
> ---
> .../boot/dts/freescale/imx8mm-verdin.dtsi | 23 +++++++++++++++----
> 1 file changed, 19 insertions(+), 4 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi
> index 7251ad3a0017..9b56a36c5f77 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi
> @@ -1206,13 +1220,17 @@ pinctrl_usdhc2_pwr_en: usdhc2pwrengrp {
> <MX8MM_IOMUXC_NAND_CLE_GPIO3_IO5 0x6>; /* SODIMM 76 */
> };
>
> + pinctrl_usdhc2_vsel: usdhc2vselgrp {
> + fsl,pins =
> + <MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x10>; /* PMIC_USDHC_VSELECT */
This needs to be muxed as GPIO, MX8MM_IOMUXC_GPIO1_IO04_GPIO1_IO4
Francesco
Powered by blists - more mailing lists