[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250422142207.2tu7gmhnjercmoa2@basil>
Date: Tue, 22 Apr 2025 09:22:07 -0500
From: Nishanth Menon <nm@...com>
To: Judith Mendez <jm@...com>
CC: Arnd Bergmann <arnd@...db.de>, Catalin Marinas <catalin.marinas@....com>,
Will Deacon <will@...nel.org>,
Bjorn Andersson
<bjorn.andersson@....qualcomm.com>,
Krzysztof Kozlowski
<krzysztof.kozlowski@...aro.org>,
Geert Uytterhoeven
<geert+renesas@...der.be>,
Dmitry Baryshkov <lumag@...nel.org>,
<linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org>,
Vignesh Raghavendra <vigneshr@...com>
Subject: Re: [PATCH] arm64: defconfig: Enable hwspinlock and eQEP for K3
On 09:15-20250422, Judith Mendez wrote:
> Hi Arnd,
>
> On 4/22/25 1:37 AM, Arnd Bergmann wrote:
> > On Mon, Apr 21, 2025, at 22:10, Judith Mendez wrote:
> > > Enable CONFIG_HWSPINLOCK_OMAP to allow usage of these devices
> > > across K3 SoC's. Also enable CONFIG_TI_EQEP which is enabled by
> > > default on am64x SK board.
> > >
> > > Signed-off-by: Judith Mendez <jm@...com>
> >
> > Acked-by: Arnd Bergmann <arnd@...db.de>
> >
> > The patch seems fine to me, but you should address it at the
> > TI K3 maintainers, so they know they should apply it and forward
> > it to the SoC tree. You have Nishanth and Vignesh in Cc already,
> > so I assume they will pick it up from here, just put them in
> > 'To' instead next time and move Catalin and Will to 'Cc' or
> > leave them off entirely.
> >
>
> Will re-spin and fix the to and cc lists, thanks for reviewing!
There is no need to respin, it is already in my queue. Will pick it up
as part of usual process. The above information that Arnd provided is
for future reference.
--
Regards,
Nishanth Menon
Key (0xDDB5849D1736249D) / Fingerprint: F8A2 8693 54EB 8232 17A3 1A34 DDB5 849D 1736 249D
Powered by blists - more mailing lists