linux-kernel - Re: [PATCH] x86/cpufeatures: Define X86_FEATURE

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <174562166515.1002335.4837189500291274188.b4-ty@google.com>
Date: Fri, 25 Apr 2025 16:23:14 -0700
From: Sean Christopherson <seanjc@...gle.com>
To: Sean Christopherson <seanjc@...gle.com>, tglx@...utronix.de, mingo@...hat.com, bp@...en8.de, 
	dave.hansen@...ux.intel.com, pbonzini@...hat.com, 
	Babu Moger <babu.moger@....com>
Cc: x86@...nel.org, hpa@...or.com, daniel.sneddon@...ux.intel.com, 
	jpoimboe@...nel.org, pawan.kumar.gupta@...ux.intel.com, 
	thomas.lendacky@....com, perry.yuan@....com, linux-kernel@...r.kernel.org, 
	kvm@...r.kernel.org
Subject: Re: [PATCH] x86/cpufeatures: Define X86_FEATURE_PREFETCHI (AMD)

On Tue, 08 Apr 2025 17:57:09 -0500, Babu Moger wrote:
> The latest AMD platform has introduced a new instruction called PREFETCHI.
> This instruction loads a cache line from a specified memory address into
> the indicated data or instruction cache level, based on locality reference
> hints.
> 
> Feature bit definition:
> CPUID_Fn80000021_EAX [bit 20] - Indicates support for IC prefetch.
> 
> [...]

Applied to kvm-x86 misc, with a rewritten shortlog and changelog to make it super
clear this is KVM enabling.

[1/1] KVM: x86: Advertise support for AMD's PREFETCHI
      https://github.com/kvm-x86/linux/commit/d88bb2ded2ef

--
https://github.com/kvm-x86/linux/tree/next