[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <e88528d7-2fc6-4b4d-a0bf-677834c7b582@quicinc.com>
Date: Sun, 4 May 2025 09:53:25 +0800
From: Jie Luo <quic_luoj@...cinc.com>
To: <george.moussalem@...look.com>, Bjorn Andersson <andersson@...nel.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Lee Jones <lee@...nel.org>,
Konrad Dybcio
<konradybcio@...nel.org>
CC: <linux-arm-msm@...r.kernel.org>, <linux-clk@...r.kernel.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 5/6] arm64: dts: ipq5018: Add CMN PLL node
On 5/2/2025 6:15 PM, George Moussalem via B4 Relay wrote:
> From: George Moussalem<george.moussalem@...look.com>
>
> Add CMN PLL node for enabling output clocks to the networking
> hardware blocks on IPQ5018 devices.
>
> The reference clock of CMN PLL is routed from XO to the CMN PLL
> through the internal WiFi block.
> .XO (96 MHZ)-->WiFi (multiplier/divider)--> 48 MHZ to CMN PLL.
The clock tree: .XO (48 MHZ)-->WiFi (multiplier/divider)--> 96 MHZ
to CMN PLL.
Powered by blists - more mailing lists