[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <df05d999-8eba-4fbd-93f6-7919f73da11a@tuxon.dev>
Date: Wed, 7 May 2025 15:12:11 +0300
From: Claudiu Beznea <claudiu.beznea@...on.dev>
To: Geert Uytterhoeven <geert@...ux-m68k.org>
Cc: mturquette@...libre.com, sboyd@...nel.org, robh@...nel.org,
krzk+dt@...nel.org, conor+dt@...nel.org, magnus.damm@...il.com,
linux-renesas-soc@...r.kernel.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Claudiu Beznea <claudiu.beznea.uj@...renesas.com>
Subject: Re: [PATCH 1/7] clk: renesas: rzg2l-cpg: Skip lookup of clock when
searching for a sibling
Hi, Geert,
On 05.05.2025 18:52, Geert Uytterhoeven wrote:
> Hi Claudiu,
>
> On Thu, 10 Apr 2025 at 16:06, Claudiu <claudiu.beznea@...on.dev> wrote:
>> From: Claudiu Beznea <claudiu.beznea.uj@...renesas.com>
>>
>> Since the sibling data is filled after the priv->clks[] array entry is
>> populated, the first clock that is probed and has a sibling will
>> temporarily behave as its own sibling until its actual sibling is
>> populated. To avoid any issues, skip this clock when searching for a
>> sibling.
>>
>> Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@...renesas.com>
>
> Thanks for your patch!
>
>> --- a/drivers/clk/renesas/rzg2l-cpg.c
>> +++ b/drivers/clk/renesas/rzg2l-cpg.c
>> @@ -1324,6 +1324,9 @@ static struct mstp_clock
>>
>> hw = __clk_get_hw(priv->clks[priv->num_core_clks + i]);
>> clk = to_mod_clock(hw);
>> + if (clk == clock)
>> + continue;
>> +
>> if (clock->off == clk->off && clock->bit == clk->bit)
>> return clk;
>> }
>
> Why not move the whole block around the call to
> rzg2l_mod_clock_get_sibling() up instead?
>
> ret = devm_clk_hw_register(dev, &clock->hw);
> if (ret) {
> clk = ERR_PTR(ret);
> goto fail;
> }
>
> - clk = clock->hw.clk;
> - dev_dbg(dev, "Module clock %pC at %lu Hz\n", clk,
> clk_get_rate(clk));
> - priv->clks[id] = clk;
> -
> if (mod->is_coupled) {
> struct mstp_clock *sibling;
>
> clock->enabled = rzg2l_mod_clock_is_enabled(&clock->hw);
> sibling = rzg2l_mod_clock_get_sibling(clock, priv);
> if (sibling) {
> clock->sibling = sibling;
> sibling->sibling = clock;
> }
> }
>
> + clk = clock->hw.clk;
> + dev_dbg(dev, "Module clock %pC at %lu Hz\n", clk,
> clk_get_rate(clk));
> + priv->clks[id] = clk;
> +
> return;
This should work as well. I considered the proposed patch generates less
diff. Please let me know if you prefer it addressed as you proposed.
Thank you for your review,
Claudiu
>
> Gr{oetje,eeting}s,
>
> Geert
>
>
> --
> Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@...ux-m68k.org
>
> In personal conversations with technical people, I call myself a hacker. But
> when I'm talking to journalists I just say "programmer" or something like that.
> -- Linus Torvalds
Powered by blists - more mailing lists