[<prev] [next>] [day] [month] [year] [list]
Message-Id: <20250528163704.690840-1-Frank.Li@nxp.com>
Date: Wed, 28 May 2025 12:37:04 -0400
From: Frank Li <Frank.Li@....com>
To: Thomas Gleixner <tglx@...utronix.de>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
linux-kernel@...r.kernel.org (open list:IRQCHIP DRIVERS),
devicetree@...r.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS)
Cc: imx@...ts.linux.dev
Subject: [PATCH v2 1/1] dt-bindings: interrupt-controller: Add arm,armv7m-nvic and fix #interrupt-cells
According to existed dts arch/arm/boot/dts/armv7-m.dtsi and driver
drivers/irqchip/irq-nvic.c, compatible string should be arm,armv7m-nvic,
Remove unused compatible string arm,v6m-nvic, arm,v7m-nvic and arm,v8m-nvic.
Fix below CHECK_DTB warning:
arch/arm/boot/dts/nxp/vf/vf610m4-cosmic.dtb: /interrupt-controller@...0e100:
failed to match any schema with compatible: ['arm,armv7m-nvic']
Signed-off-by: Frank Li <Frank.Li@....com>
---
change in v2:
- fix example interrupt-cells
- commit message add driver information
- remove unused compatible string
---
.../bindings/interrupt-controller/arm,nvic.yaml | 13 +++++--------
1 file changed, 5 insertions(+), 8 deletions(-)
diff --git a/Documentation/devicetree/bindings/interrupt-controller/arm,nvic.yaml b/Documentation/devicetree/bindings/interrupt-controller/arm,nvic.yaml
index d89eca956c5fa..c0be00b450291 100644
--- a/Documentation/devicetree/bindings/interrupt-controller/arm,nvic.yaml
+++ b/Documentation/devicetree/bindings/interrupt-controller/arm,nvic.yaml
@@ -17,9 +17,7 @@ description:
properties:
compatible:
enum:
- - arm,v6m-nvic
- - arm,v7m-nvic
- - arm,v8m-nvic
+ - arm,armv7m-nvic
reg:
maxItems: 1
@@ -30,10 +28,10 @@ properties:
interrupt-controller: true
'#interrupt-cells':
- const: 2
+ const: 1
description: |
Number of cells to encode an interrupt source:
- first = interrupt number, second = priority.
+ first = interrupt number.
arm,num-irq-priority-bits:
description: Number of priority bits implemented by the SoC
@@ -45,15 +43,14 @@ required:
- reg
- interrupt-controller
- '#interrupt-cells'
- - arm,num-irq-priority-bits
additionalProperties: false
examples:
- |
interrupt-controller@...0e100 {
- compatible = "arm,v7m-nvic";
- #interrupt-cells = <2>;
+ compatible = "arm,armv7m-nvic";
+ #interrupt-cells = <1>;
#address-cells = <0>;
interrupt-controller;
reg = <0xe000e100 0xc00>;
--
2.34.1
Powered by blists - more mailing lists