lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <mhng-3E0595D4-92E8-4E7C-B02A-C33F7289E4A6@palmerdabbelt-mac>
Date: Thu, 05 Jun 2025 09:23:37 -0700 (PDT)
From: Palmer Dabbelt <palmer@...belt.com>
To: Stephen Rothwell <sfr@...b.auug.org.au>
CC: Paul Walmsley <paul@...an.com>, cyrilbur@...storrent.com, alexghiti@...osinc.com,
  linux-kernel@...r.kernel.org, linux-next@...r.kernel.org
Subject:     Re: linux-next: Fixes tag needs some work in the risc-v tree

On Wed, 04 Jun 2025 23:35:13 PDT (-0700), Stephen Rothwell wrote:
> Hi all,
>
> In commit
>
>   4e27ce58e7fa ("riscv: uaccess: Only restore the CSR_STATUS SUM bit")
>
> Fixes tag
>
>   Fixes: 788aa64c0c01 ("riscv: save the SR_SUM status over switches")
>
> has these problem(s):
>
>   - Target SHA1 does not exist
>
> Maybe you meant
>
> Fixes: b0feecf5b812 ("riscv: save the SR_SUM status over switches")
> Fixes: 788aa64c01f1 ("riscv: save the SR_SUM status over switches")
> or
> Fixes: 8f9b274ad153 ("riscv: save the SR_SUM status over switches")
>
> (yes, they are all the same patch ... and all ancestors of 4e27ce58e7fa)

Ya, thanks.  Something's gone way off the rails here, let me try to 
figure it out...

> -- 
> Cheers,
> Stephen Rothwell

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ