linux-kernel - Re: [PATCH v2 1/3] dt-bindings: PCI: Extend max-link-speed to support PCIe Gen5/Gen6

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <9203cf6e-ca59-416a-9c98-a2d6a5c6ce6f@163.com>
Date: Wed, 18 Jun 2025 22:22:45 +0800
From: Hans Zhang <18255117159@....com>
To: Manivannan Sadhasivam <mani@...nel.org>, Rob Herring <robh@...nel.org>
Cc: bhelgaas@...gle.com, lpieralisi@...nel.org, kw@...ux.com,
 krzk+dt@...nel.org, manivannan.sadhasivam@...aro.org, conor+dt@...nel.org,
 linux-pci@...r.kernel.org, linux-kernel@...r.kernel.org,
 devicetree@...r.kernel.org
Subject: Re: [PATCH v2 1/3] dt-bindings: PCI: Extend max-link-speed to support
 PCIe Gen5/Gen6



On 2025/6/18 00:45, Manivannan Sadhasivam wrote:
> On Thu, May 29, 2025 at 10:10:24AM +0800, Hans Zhang wrote:
>> Update the device tree binding documentation for PCI to include
>> PCIe Gen5 and Gen6 support in the `max-link-speed` property.
>> The original documentation limited the value to 1~4 (Gen1~Gen4),
>> but the kernel now supports up to Gen6. This change ensures the
>> documentation aligns with the actual code implementation.
>>
>> Signed-off-by: Hans Zhang <18255117159@....com>
>> ---
>>   dtschema/schemas/pci/pci-bus-common.yaml | 2 +-
> 
> As Rob commented in v1, this file lives in dtschema project. So update it there:
> https://github.com/devicetree-org/dt-schema/blob/main/dtschema/schemas/pci/pci-bus-common.yaml
> 

Dear Mani,

I made the patch based on the latest dtschema code pulled from github.

Also, I saw similar submissions as follows:
https://lore.kernel.org/linux-pci/advhonmqnxm4s6r3cl7ll5y3jfc566fcjvetvlzvy7bztzetev@t75xmo5fktde/

I don't know if Rob obtained this patch from here and then applied it to 
the dtschema project? Is there still a special process to submit this patch?


Dear Rob,

Can you apply this patch directly to the dtschema project?

Best regards,
Hans

> - Mani
> 
>>   1 file changed, 1 insertion(+), 1 deletion(-)
>>
>> diff --git a/dtschema/schemas/pci/pci-bus-common.yaml b/dtschema/schemas/pci/pci-bus-common.yaml
>> index ca97a00..413ef05 100644
>> --- a/dtschema/schemas/pci/pci-bus-common.yaml
>> +++ b/dtschema/schemas/pci/pci-bus-common.yaml
>> @@ -121,7 +121,7 @@ properties:
>>         unnecessary operation for unsupported link speed, for instance, trying to
>>         do training for unsupported link speed, etc.
>>       $ref: /schemas/types.yaml#/definitions/uint32
>> -    enum: [ 1, 2, 3, 4 ]
>> +    enum: [ 1, 2, 3, 4, 5, 6 ]
>>   
>>     num-lanes:
>>       description: The number of PCIe lanes
>> -- 
>> 2.25.1
>>
>