lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <fb719113-513f-44d9-82ae-63ff6aaca142@amd.com>
Date: Wed, 25 Jun 2025 18:06:01 -0400
From: "Nirujogi, Pratap" <pnirujog@....com>
To: Laurent Pinchart <laurent.pinchart@...asonboard.com>,
 Sakari Ailus <sakari.ailus@...ux.intel.com>
Cc: Hao Yao <hao.yao@...el.com>, Pratap Nirujogi <pratap.nirujogi@....com>,
 mchehab@...nel.org, hverkuil@...all.nl, bryan.odonoghue@...aro.org,
 krzk@...nel.org, dave.stevenson@...pberrypi.com, hdegoede@...hat.com,
 jai.luthra@...asonboard.com, tomi.valkeinen@...asonboard.com,
 linux-media@...r.kernel.org, linux-kernel@...r.kernel.org,
 benjamin.chan@....com, bin.du@....com, grosikop@....com, king.li@....com,
 dantony@....com, vengutta@....com, dongcheng.yan@...el.com,
 jason.z.chen@...el.com, jimmy.su@...el.com, Svetoslav.Stoilov@....com,
 Yana.Zheleva@....com
Subject: Re: [PATCH v3 RESEND] media: i2c: Add OV05C10 camera sensor driver

Hi Sakari, Hi Laurent,

On 6/23/2025 5:55 PM, Nirujogi, Pratap wrote:
[...]
>>>> I think it can live in the driver for now. Given that the device uses
>>>> only 8 bits of register address, I would store the page number in bits
>>>> 15:8 instead of bits 31:24, as the CCI helpers do not make bits 27:24
>>>> available for driver-specific purpose.
>>>
>>> I'd use the CCI private bits, the driver uses page numbers up to 4 so 4
>>> bits are plenty for that. If we add pages to CCI later, this may be
>>> refactored then.
>>
>> That works too.
>>
> Thanks for your support. We will add the page number in the register 
> address 15:8 or 11:8 and will update the implementation accordingly in 
> the next version.
> 
I would like to share the approach we are taking to implement the CCI 
helpers that support page value. Could you please review the steps and 
let us know if they make sense or if any adjustments are needed?

1: Add new macros to embed page value into the register address.

Ex:
#define CCI_PAGE_REG8(x, p)		((1 << CCI_REG_WIDTH_SHIFT) | (p << 
CCI_REG_PRIVATE_SHIFT) | (x))
#define CCI_PAGE_REG16(x, p)		((2 << CCI_REG_WIDTH_SHIFT) | (p << 
CCI_REG_PRIVATE_SHIFT) | (x))

2: Create V4L2 CCI context. Initialize page control reg, current_page, 
regmap etc.

Ex:
struct v4l2_cci_ctx {
	struct mutex lock;
	struct regmap *map;
	s16 current_page;
	u8 page_ctrl_reg;
}

3: Introduce new CCI helpers - cci_pwrite() and cci_pread() to handle 
register read-writes updating the page control register as necessary.

int cci_pwrite(void *data, u32 reg, u64 val, int *err)
{
	/* get v4l2_cci_ctx context from data */

	/* get page value from reg */

	/* acquire mutex */

	/* update cci page control reg, save current page value */
	
	/* do cci_write */

	/* release mutex */
}

Similar steps for cci_pread() as well.

Thanks,
Pratap

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ