linux-kernel - 回覆: 回覆: [PATCH 5/7] ARM: dts: aspeed-g6: Add PCIe RC node

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID:
 <SEYPR06MB51346BC9292066243CB845699D7BA@SEYPR06MB5134.apcprd06.prod.outlook.com>
Date: Wed, 25 Jun 2025 08:27:26 +0000
From: Jacky Chou <jacky_chou@...eedtech.com>
To: Bjorn Helgaas <helgaas@...nel.org>
CC: "bhelgaas@...gle.com" <bhelgaas@...gle.com>, "lpieralisi@...nel.org"
	<lpieralisi@...nel.org>, "kwilczynski@...nel.org" <kwilczynski@...nel.org>,
	"mani@...nel.org" <mani@...nel.org>, "robh@...nel.org" <robh@...nel.org>,
	"krzk+dt@...nel.org" <krzk+dt@...nel.org>, "conor+dt@...nel.org"
	<conor+dt@...nel.org>, "joel@....id.au" <joel@....id.au>,
	"andrew@...econstruct.com.au" <andrew@...econstruct.com.au>,
	"vkoul@...nel.org" <vkoul@...nel.org>, "kishon@...nel.org"
	<kishon@...nel.org>, "linus.walleij@...aro.org" <linus.walleij@...aro.org>,
	"p.zabel@...gutronix.de" <p.zabel@...gutronix.de>,
	"linux-aspeed@...ts.ozlabs.org" <linux-aspeed@...ts.ozlabs.org>,
	"linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
	"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
	"linux-arm-kernel@...ts.infradead.org"
	<linux-arm-kernel@...ts.infradead.org>, "linux-kernel@...r.kernel.org"
	<linux-kernel@...r.kernel.org>, "linux-phy@...ts.infradead.org"
	<linux-phy@...ts.infradead.org>, "openbmc@...ts.ozlabs.org"
	<openbmc@...ts.ozlabs.org>, "linux-gpio@...r.kernel.org"
	<linux-gpio@...r.kernel.org>, "elbadrym@...gle.com" <elbadrym@...gle.com>,
	"romlem@...gle.com" <romlem@...gle.com>, "anhphan@...gle.com"
	<anhphan@...gle.com>, "wak@...gle.com" <wak@...gle.com>,
	"yuxiaozhang@...gle.com" <yuxiaozhang@...gle.com>, BMC-SW
	<BMC-SW@...eedtech.com>
Subject:
 回覆: 回覆: [PATCH 5/7] ARM: dts: aspeed-g6: Add PCIe RC node

> > > > +				resets = <&syscon ASPEED_RESET_H2X>,
> > > > +					 <&syscon ASPEED_RESET_PCIE_RC_O>;
> > > > +				reset-names = "h2x", "perst";
> > >
> > > PERST# is clearly a per-Root Port item since it's a signal on the
> > > PCIe connector.  Can you separate this and any other per-Root Port
> > > things into a Root Port stanza to leave open the possibility of
> > > future hardware that supports multiple Root Ports in the RC?
> >
> > The PCIe RC that designed by us is only one root port.
> 
> Yes.  But this driver may be used in the future for other RCs that include more
> than one Root Port, and it would be good if that didn't require structural
> changes to the DT.  Also, there are RCs from other vendors that include more
> than one Root Port, and I'd like all the DTs and drivers to have similar
> structure.

Thanks.
Is the "pciec" node in arch/arm/boot/dts/marvell/armada-385.dtsi what you said?
Or could you provide some examples for us to modify our pcie rc node?

Thanks,
Jacky