[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <620b547d768b41fec9c9955d8b1acea2213055c8.camel@mediatek.com>
Date: Fri, 27 Jun 2025 10:07:17 +0000
From: CK Hu (胡俊光) <ck.hu@...iatek.com>
To: "chunkuang.hu@...nel.org" <chunkuang.hu@...nel.org>, "AngeloGioacchino Del
Regno" <angelogioacchino.delregno@...labora.com>, "robh@...nel.org"
<robh@...nel.org>, Jason-JH Lin (林睿祥)
<Jason-JH.Lin@...iatek.com>, "krzk+dt@...nel.org" <krzk+dt@...nel.org>,
"jassisinghbrar@...il.com" <jassisinghbrar@...il.com>, "mchehab@...nel.org"
<mchehab@...nel.org>, "conor+dt@...nel.org" <conor+dt@...nel.org>
CC: "linux-media@...r.kernel.org" <linux-media@...r.kernel.org>,
Sirius Wang (王皓昱) <Sirius.Wang@...iatek.com>,
Moudy Ho (何宗原) <Moudy.Ho@...iatek.com>,
Nancy Lin (林欣螢) <Nancy.Lin@...iatek.com>,
Xiandong Wang (王先冬)
<Xiandong.Wang@...iatek.com>, "linux-kernel@...r.kernel.org"
<linux-kernel@...r.kernel.org>, Project_Global_Chrome_Upstream_Group
<Project_Global_Chrome_Upstream_Group@...iatek.com>,
Paul-pl Chen (陳柏霖) <Paul-pl.Chen@...iatek.com>,
"linux-mediatek@...ts.infradead.org" <linux-mediatek@...ts.infradead.org>,
"dri-devel@...ts.freedesktop.org" <dri-devel@...ts.freedesktop.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"fshao@...omium.org" <fshao@...omium.org>,
Singo Chang (張興國) <Singo.Chang@...iatek.com>,
"wenst@...omium.org" <wenst@...omium.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>, "matthias.bgg@...il.com"
<matthias.bgg@...il.com>, Xavier Chang (張獻文)
<Xavier.Chang@...iatek.com>
Subject: Re: [PATCH v6 08/20] mailbox: mtk-cmdq: Add driver data to support
for MT8196
On Mon, 2025-06-02 at 01:31 +0800, Jason-JH Lin wrote:
> MT8196 has 2 new hardware configuration compared with the previous SoC,
> which correspond to the 2 new driver data:
>
> 1. mminfra_offset: For GCE data path control
> Since GCE has been moved into mminfra, GCE needs to append the
> mminfra offset to the DRAM address when accessing the DRAM.
>
> 2. gce_vm: For GCE hardware virtualization control
> Currently, the first version of the mt8196 mailbox controller only
> requires setting the VM-related registers to enable the permissions
> of a host VM.
Reviewed-by: CK Hu <ck.hu@...iatek.com>
>
> Signed-off-by: Jason-JH Lin <jason-jh.lin@...iatek.com>
> ---
> drivers/mailbox/mtk-cmdq-mailbox.c | 12 ++++++++++++
> 1 file changed, 12 insertions(+)
>
> diff --git a/drivers/mailbox/mtk-cmdq-mailbox.c b/drivers/mailbox/mtk-cmdq-mailbox.c
> index 6f4b9879069e..85211b80ccdb 100644
> --- a/drivers/mailbox/mtk-cmdq-mailbox.c
> +++ b/drivers/mailbox/mtk-cmdq-mailbox.c
> @@ -14,6 +14,7 @@
> #include <linux/module.h>
> #include <linux/platform_device.h>
> #include <linux/pm_runtime.h>
> +#include <linux/sizes.h>
> #include <linux/mailbox_controller.h>
> #include <linux/mailbox/mtk-cmdq-mailbox.h>
> #include <linux/of.h>
> @@ -852,6 +853,16 @@ static const struct gce_plat gce_plat_mt8195 = {
> .gce_num = 2
> };
>
> +static const struct gce_plat gce_plat_mt8196 = {
> + .thread_nr = 32,
> + .shift = 3,
> + .mminfra_offset = SZ_2G,
> + .control_by_sw = true,
> + .sw_ddr_en = true,
> + .gce_vm = true,
> + .gce_num = 2
> +};
> +
> static const struct of_device_id cmdq_of_ids[] = {
> {.compatible = "mediatek,mt6779-gce", .data = (void *)&gce_plat_mt6779},
> {.compatible = "mediatek,mt8173-gce", .data = (void *)&gce_plat_mt8173},
> @@ -860,6 +871,7 @@ static const struct of_device_id cmdq_of_ids[] = {
> {.compatible = "mediatek,mt8188-gce", .data = (void *)&gce_plat_mt8188},
> {.compatible = "mediatek,mt8192-gce", .data = (void *)&gce_plat_mt8192},
> {.compatible = "mediatek,mt8195-gce", .data = (void *)&gce_plat_mt8195},
> + {.compatible = "mediatek,mt8196-gce", .data = (void *)&gce_plat_mt8196},
> {}
> };
> MODULE_DEVICE_TABLE(of, cmdq_of_ids);
Powered by blists - more mailing lists