linux-kernel - [PATCH 0/4] Add 4-bit SPI bus width on target devices

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <20250630024444.3071-1-yankei.fong@altera.com>
Date: Mon, 30 Jun 2025 10:44:44 +0800
From: yankei.fong@...era.com
To: dinguyen@...nel.org
Cc: conor+dt@...nel.org,
	devicetree@...r.kernel.org,
	krzk+dt@...nel.org,
	linux-kernel@...r.kernel.org,
	matthew.gerlach@...era.com,
	robh@...nel.org,
	yankei.fong@...era.com
Subject: [PATCH 0/4] Add 4-bit SPI bus width on target devices

From: Fong, Yan Kei <yan.kei.fong@...era.com>

The changes required for the QSPI subsystem. With this implementation, the
read performance will be greater compare to single bus width when trying
to read the QSPI flash chips. Below is the test results:

$cat /sys/kernel/debug/spi-nor/spi0.0/params
...
...
opcodes
read 0x6c  -> from micron QSPI spec, 6c indicates quad output fast read
...
...
protocols
read 1S-1S-4S