[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250709-startup-coasting-aa58a99c5585@spud>
Date: Wed, 9 Jul 2025 17:00:39 +0100
From: Conor Dooley <conor@...nel.org>
To: Nick Hu <nick.hu@...ive.com>
Cc: Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...ive.com>, linux-riscv@...ts.infradead.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>
Subject: Re: [PATCH] dt-bindings: riscv: Add SiFive vendor extensions
description
On Tue, Jul 08, 2025 at 02:52:42PM +0800, Nick Hu wrote:
> Add description for SiFive vendor extensions "xsfcflushdlone",
> "xsfpgflushdlone" and "xsfcease".
>
> Signed-off-by: Nick Hu <nick.hu@...ive.com>
You have this, but no user or anything along with it. What's actually
making use of this? If it's just for the SBI impl or w/e then say that.
> ---
> .../devicetree/bindings/riscv/extensions.yaml | 18 ++++++++++++++++++
> 1 file changed, 18 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/Documentation/devicetree/bindings/riscv/extensions.yaml
> index 72c1b063fdfe..10c37c61243d 100644
> --- a/Documentation/devicetree/bindings/riscv/extensions.yaml
> +++ b/Documentation/devicetree/bindings/riscv/extensions.yaml
> @@ -626,6 +626,24 @@ properties:
> https://www.andestech.com/wp-content/uploads/AX45MP-1C-Rev.-5.0.0-Datasheet.pdf
>
> # SiFive
> + - const: xsfcease
> + description:
> + SiFive CEASE Instruction Extensions Specification.
> + See more details in
> + https://www.sifive.com/document-file/freedom-u740-c000-manual
> +
> + - const: xsfcflushdlone
> + description:
> + SiFive L1D Cache Flush Instruction Extensions Specification.
> + See more details in
> + https://www.sifive.com/document-file/freedom-u740-c000-manual
> +
> + - const: xsfpgflushdlone
> + description:
> + SiFive PGFLUSH Instruction Extensions for the power management. The
> + CPU will flush the L1D and enter the cease state after executing
> + the instruction.
> +
> - const: xsfqmaccdod
> description:
> SiFive Int8 Matrix Multiplication Extensions Specification.
> --
> 2.17.1
>
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists