lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <6e44163a-eae3-49bb-8c05-32437d517451@foss.st.com>
Date: Thu, 10 Jul 2025 16:10:44 +0200
From: Patrick DELAUNAY <patrick.delaunay@...s.st.com>
To: Marc Zyngier <maz@...nel.org>
CC: Alexandre TORGUE <alexandre.torgue@...s.st.com>,
        Rob Herring
	<robh@...nel.org>,
        Krzysztof Kozlowski <krzk+dt@...nel.org>,
        Conor Dooley
	<conor+dt@...nel.org>,
        Maxime Coquelin <mcoquelin.stm32@...il.com>,
        <devicetree@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>,
        <linux-kernel@...r.kernel.org>,
        <linux-stm32@...md-mailman.stormreply.com>
Subject: Re: [PATCH 1/2] arm64: dts: st: fix timer used for ticks

Hi Mark,

On 5/15/25 15:39, Marc Zyngier wrote:
> On Thu, 15 May 2025 14:12:39 +0100,
> Patrick Delaunay <patrick.delaunay@...s.st.com> wrote:
>> Remove always-on on generic ARM timer as the clock source provided by
>> STGEN is deactivated in low power mode, STOP1 by example.
>>
>> Fixes: 5d30d03aaf78 ("arm64: dts: st: introduce stm32mp25 SoCs family")
>> Signed-off-by: Patrick Delaunay <patrick.delaunay@...s.st.com>
>> ---
>>
>>   arch/arm64/boot/dts/st/stm32mp251.dtsi | 2 +-
>>   1 file changed, 1 insertion(+), 1 deletion(-)
>>
>> diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/st/stm32mp251.dtsi
>> index 8d87865850a7..74c5f85b800f 100644
>> --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi
>> +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi
>> @@ -150,7 +150,7 @@ timer {
>>   			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
>>   			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
>>   			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
>> -		always-on;
>> +		arm,no-tick-in-suspend;
> That's amusing, because these two properties literally describe
> opposite behaviours (from an optimisation to a HW bug).
>
> I'm also pretty sure 99% of the DTs in the tree that have the
> always-on property are wrong.

yes it was a bug in the initial device tree, detected when we implement

the low power support in STMicroelectronics downtream.


STGEN, the root source of ARM generic timer in STM32MP25 is stopped in

low power states.


>
>>   	};
>>   
>>   	soc@0 {
> I don't want to sound rude or anything, but the guy you Cc'd on an
> @arm.com will not reply (and hasn't been replying for almost 6 years).

your not rude and It is my error, sorry

I search email for "Marc Zyngier " in Linux source tree....

and I use a bad address.


For information, I upstream this patch after the remark on patch by 
Christian Bruel:

[PATCH 3/3] arm64: dts: st: add st,stm32mp2-cortex-a7-gic in intc node in stm32mp251.dtsi
https://patchwork.kernel.org/project/linux-arm-kernel/patch/20250403122805.1574086-4-christian.bruel@foss.st.com/

 >   While reviewing a DT patch of mine related to the 
interrupt-controller, I had the following

  >  comment from Marc Zyngier (GIC Maintainer) " Then while you're at 
it, you may want to

  >  consider removing the "always-on" property in the timer, because 
I'm pretty sure the

   > comparator goes down in low power mode on A53 and A35, and loses 
its value.

 >   In general, only VMs can make use of this property. "



>
> Thanks,
>
> 	M.
>

Thanks


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ