[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <9291f271-eafe-4f65-aa08-3c6cb4236f64@lunn.ch>
Date: Sun, 13 Jul 2025 19:05:59 +0200
From: Andrew Lunn <andrew@...n.ch>
To: ChunHao Lin <hau@...ltek.com>
Cc: hkallweit1@...il.com, nic_swsd@...ltek.com, andrew+netdev@...n.ch,
davem@...emloft.net, edumazet@...gle.com, kuba@...nel.org,
pabeni@...hat.com, netdev@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH net-next] r8169: add quirk for RTL8116af SerDes
On Fri, Jul 11, 2025 at 11:44:12AM +0800, ChunHao Lin wrote:
> RTL8116af is a variation of RTL8168fp. It uses SerDes instead of PHY.
> But SerDes status will not reflect to PHY. So it needs quirk to help
> to reflect SerDes status during PHY read.
Can you give us a few more details. What is on the other end of the
SERDES? An SGMII PHY? An SFP cage? An Ethernet switch chip?
A quick search suggests it is used with an SFP cage. How is the I2C
bus connected? What about GPIOs? Does the RTL8116af itself have GPIOs
and an I2C bus?
Andrew
Powered by blists - more mailing lists