[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <e3c6b8a5-083e-4993-8a87-9fe96af0763d@arm.com>
Date: Mon, 14 Jul 2025 10:17:30 +0100
From: Ryan Roberts <ryan.roberts@....com>
To: Will Deacon <will@...nel.org>, linux-arm-kernel@...ts.infradead.org
Cc: linux-kernel@...r.kernel.org, Ard Biesheuvel <ardb@...nel.org>,
Catalin Marinas <catalin.marinas@....com>,
Mark Rutland <mark.rutland@....com>,
Linus Torvalds <torvalds@...ux-foundation.org>,
Oliver Upton <oliver.upton@...ux.dev>, Marc Zyngier <maz@...nel.org>
Subject: Re: [PATCH 08/10] arm64: mm: Inline __TLBI_VADDR_RANGE() into
__tlbi_range()
On 11/07/2025 17:17, Will Deacon wrote:
> The __TLBI_VADDR_RANGE() macro is only used in one place and isn't
> something that's generally useful outside of the low-level range
> invalidation gubbins.
>
> Inline __TLBI_VADDR_RANGE() into the __tlbi_range() function so that the
> macro can be removed entirely.
>
> Signed-off-by: Will Deacon <will@...nel.org>
> ---
> arch/arm64/include/asm/tlbflush.h | 32 +++++++++++++------------------
> 1 file changed, 13 insertions(+), 19 deletions(-)
>
> diff --git a/arch/arm64/include/asm/tlbflush.h b/arch/arm64/include/asm/tlbflush.h
> index 434b9fdb340a..8618a85d5cd3 100644
> --- a/arch/arm64/include/asm/tlbflush.h
> +++ b/arch/arm64/include/asm/tlbflush.h
> @@ -185,19 +185,6 @@ static inline void __tlbi_level(const enum tlbi_op op, u64 addr, u32 level)
> #define TLBIR_TTL_MASK GENMASK_ULL(38, 37)
> #define TLBIR_BADDR_MASK GENMASK_ULL(36, 0)
>
> -#define __TLBI_VADDR_RANGE(baddr, asid, scale, num, ttl) \
> - ({ \
> - unsigned long __ta = 0; \
> - unsigned long __ttl = (ttl >= 1 && ttl <= 3) ? ttl : 0; \
> - __ta |= FIELD_PREP(TLBIR_BADDR_MASK, baddr); \
> - __ta |= FIELD_PREP(TLBIR_TTL_MASK, __ttl); \
> - __ta |= FIELD_PREP(TLBIR_NUM_MASK, num); \
> - __ta |= FIELD_PREP(TLBIR_SCALE_MASK, scale); \
> - __ta |= FIELD_PREP(TLBIR_TG_MASK, get_trans_granule()); \
> - __ta |= FIELD_PREP(TLBIR_ASID_MASK, asid); \
> - __ta; \
> - })
> -
> /* These macros are used by the TLBI RANGE feature. */
> #define __TLBI_RANGE_PAGES(num, scale) \
> ((unsigned long)((num) + 1) << (5 * (scale) + 1))
> @@ -426,8 +413,19 @@ static inline void arch_tlbbatch_flush(struct arch_tlbflush_unmap_batch *batch)
> __tlbi_user(r ## op, arg); \
> break
>
> -static __always_inline void __tlbi_range(const enum tlbi_op op, u64 arg)
> +static __always_inline void __tlbi_range(const enum tlbi_op op, u64 addr,
> + u16 asid, int scale, int num,
> + u32 level, bool lpa2)
Same comment about signedness of level; I think it would be marginally less
confusing to consistently consider level as signed, and it will help us when we
get to D128 pgtables.
> {
> + u64 arg = 0;
> +
> + arg |= FIELD_PREP(TLBIR_BADDR_MASK, addr >> (lpa2 ? 16 : PAGE_SHIFT));
> + arg |= FIELD_PREP(TLBIR_TTL_MASK, level > 3 ? 0 : level);
> + arg |= FIELD_PREP(TLBIR_NUM_MASK, num);
> + arg |= FIELD_PREP(TLBIR_SCALE_MASK, scale);
> + arg |= FIELD_PREP(TLBIR_TG_MASK, get_trans_granule());
> + arg |= FIELD_PREP(TLBIR_ASID_MASK, asid);
> +
> switch (op) {
> __GEN_TLBI_OP_ASID_CASE(vae1is);
> __GEN_TLBI_OP_ASID_CASE(vale1is);
> @@ -448,8 +446,6 @@ do { \
> typeof(pages) __flush_pages = pages; \
> int num = 0; \
> int scale = 3; \
> - int shift = lpa2 ? 16 : PAGE_SHIFT; \
> - unsigned long addr; \
> \
> while (__flush_pages > 0) { \
> if (!system_supports_tlb_range() || \
> @@ -463,9 +459,7 @@ do { \
> \
> num = __TLBI_RANGE_NUM(__flush_pages, scale); \
> if (num >= 0) { \
> - addr = __TLBI_VADDR_RANGE(__flush_start >> shift, asid, \
> - scale, num, tlb_level); \
> - __tlbi_range(op, addr); \
> + __tlbi_range(op, __flush_start, asid, scale, num, tlb_level, lpa2); \
> __flush_start += __TLBI_RANGE_PAGES(num, scale) << PAGE_SHIFT; \
> __flush_pages -= __TLBI_RANGE_PAGES(num, scale);\
> } \
Powered by blists - more mailing lists