[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <175272667144.130869.2385318144957432159.b4-ty@kernel.org>
Date: Wed, 16 Jul 2025 23:31:10 -0500
From: Bjorn Andersson <andersson@...nel.org>
To: Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>,
Luo Jie <quic_luoj@...cinc.com>
Cc: linux-arm-msm@...r.kernel.org,
linux-clk@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
quic_kkumarcs@...cinc.com,
quic_suruchia@...cinc.com,
quic_pavir@...cinc.com,
quic_linchen@...cinc.com,
quic_leiwei@...cinc.com,
Konrad Dybcio <konrad.dybcio@....qualcomm.com>
Subject: Re: (subset) [PATCH v3 0/4] Add CMN PLL clock controller support for IPQ5424
On Tue, 10 Jun 2025 18:35:17 +0800, Luo Jie wrote:
> The CMN PLL block of IPQ5424 is almost same as that of IPQ9574
> which is currently supported by the driver. The only difference
> is that the fixed output clocks to NSS and PPE from CMN PLL have
> a different clock rate. In IPQ5424, the output clocks are supplied
> to NSS at 300 MHZ and to PPE at 375 MHZ.
>
> This patch series extends the CMN PLL driver to support IPQ5424.
> It also adds the SoC specific header file to export the CMN PLL
> output clock specifiers for IPQ5424. The new table of output
> clocks is added for the CMN PLL of IPQ5424, which is acquired
> from the device according to the compatible.
>
> [...]
Applied, thanks!
[3/4] arm64: dts: ipq5424: Add CMN PLL node
commit: 0c8ad32ea8acbcd5959ec21f15c6ea794b957b1a
[4/4] arm64: dts: qcom: Update IPQ5424 xo_board to use fixed factor clock
commit: 671606d2807550f34e6064f12b227eb489e9cc77
Best regards,
--
Bjorn Andersson <andersson@...nel.org>
Powered by blists - more mailing lists