[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250718132622.GC2206214@ziepe.ca>
Date: Fri, 18 Jul 2025 10:26:22 -0300
From: Jason Gunthorpe <jgg@...pe.ca>
To: Robin Murphy <robin.murphy@....com>
Cc: Will Deacon <will@...nel.org>,
Benjamin Gaignard <benjamin.gaignard@...labora.com>,
joro@...tes.org, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, heiko@...ech.de,
nicolas.dufresne@...labora.com, iommu@...ts.linux.dev,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-rockchip@...ts.infradead.org, kernel@...labora.com
Subject: Re: [PATCH v6 3/5] iommu: Add verisilicon IOMMU driver
On Fri, Jul 18, 2025 at 01:56:36PM +0100, Robin Murphy wrote:
> All they really have in common is that they're 2-level formats with 32-bit
> PTEs and 10 bits per level (as is tegra-smmu too). The permission encodings
> have some overlap but are not fully equivalent. Crucially, the schemes for
> packing >32-bit PAs into PTEs are incompatibly different, so if you're
> really keen to genericise things to *that* extent, that's what Jason's
> already working on.
Right, I agree with this. The page table code is duplicated
extensively across iommu and the way to fix it is what I'm working on.
It is all the same code, same patterns, same problems, same bugs :)
I think it is best to leave this as is for now.
Jason
Powered by blists - more mailing lists