linux-kernel - Re: [PATCH v2 4/4] arm64: dts: mediatek: mt8195: add UFSHCI node

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <fd077934de5ef76c53e5274eb1a1acac123d5392.camel@mediatek.com>
Date: Wed, 23 Jul 2025 09:34:14 +0000
From: Peter Wang (王信友) <peter.wang@...iatek.com>
To: "chu.stanley@...il.com" <chu.stanley@...il.com>, "robh@...nel.org"
	<robh@...nel.org>, "James.Bottomley@...senPartnership.com"
	<James.Bottomley@...senPartnership.com>, "bvanassche@....org"
	<bvanassche@....org>, AngeloGioacchino Del Regno
	<angelogioacchino.delregno@...labora.com>, "linux-scsi@...r.kernel.org"
	<linux-scsi@...r.kernel.org>, "linux-kernel@...r.kernel.org"
	<linux-kernel@...r.kernel.org>, Macpaul Lin (林智斌)
	<Macpaul.Lin@...iatek.com>, "conor+dt@...nel.org" <conor+dt@...nel.org>,
	"linux-mediatek@...ts.infradead.org" <linux-mediatek@...ts.infradead.org>,
	"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
	"krzk+dt@...nel.org" <krzk+dt@...nel.org>, "alim.akhtar@...sung.com"
	<alim.akhtar@...sung.com>, "linux-arm-kernel@...ts.infradead.org"
	<linux-arm-kernel@...ts.infradead.org>, "matthias.bgg@...il.com"
	<matthias.bgg@...il.com>, "avri.altman@....com" <avri.altman@....com>,
	"martin.petersen@...cle.com" <martin.petersen@...cle.com>
CC: RiceYJ Lee (李佩真) <ot_riceyj.lee@...iatek.com>,
	"macpaul@...il.com" <macpaul@...il.com>,
	Pablo Sun (孫毓翔) <pablo.sun@...iatek.com>,
	Project_Global_Chrome_Upstream_Group
	<Project_Global_Chrome_Upstream_Group@...iatek.com>,
	Bear Wang (萩原惟德) <bear.wang@...iatek.com>,
	Ramax Lo (羅明遠) <Ramax.Lo@...iatek.com>,
	Ht Lin (林瀚宗) <Ht.Lin@...iatek.com>
Subject: Re: [PATCH v2 4/4] arm64: dts: mediatek: mt8195: add UFSHCI node

On Tue, 2025-07-22 at 16:57 +0800, Macpaul Lin wrote:
> From: Rice Lee <ot_riceyj.lee@...iatek.com>
> 
> Add a UFS host controller interface (UFSHCI) node to mt8195.dtsi.
> Introduce the 'mediatek,ufs-disable-mcq' property to allow disabling
> Multiple Circular Queue (MCQ) support.
> 
> Signed-off-by: Rice Lee <ot_riceyj.lee@...iatek.com>
> Signed-off-by: Eric Lin <ht.lin@...iatek.com>
> Signed-off-by: Macpaul Lin <macpaul.lin@...iatek.com>
> ---
>  arch/arm64/boot/dts/mediatek/mt8195.dtsi | 25
> ++++++++++++++++++++++++
>  1 file changed, 25 insertions(+)
> 
> Changes for v2:
>  - No change.
> 
> diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> b/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> index dd065b1bf94a..8877953ce292 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> @@ -1430,6 +1430,31 @@ mmc2: mmc@...50000 {
>  			status = "disabled";
>  		};
>  
> +		ufshci: ufshci@...70000 {
> +			compatible = "mediatek,mt8195-ufshci";
> +			reg = <0 0x11270000 0 0x2300>;
> +			interrupts = <GIC_SPI 137
> IRQ_TYPE_LEVEL_HIGH 0>;
> +			phys = <&ufsphy>;
> +			clocks = <&infracfg_ao
> CLK_INFRA_AO_AES_UFSFDE>,
> +				 <&infracfg_ao CLK_INFRA_AO_AES>,
> +				 <&infracfg_ao
> CLK_INFRA_AO_UFS_TICK>,
> +				 <&infracfg_ao
> CLK_INFRA_AO_UNIPRO_SYS>,
> +				 <&infracfg_ao
> CLK_INFRA_AO_UNIPRO_TICK>,
> +				 <&infracfg_ao
> CLK_INFRA_AO_UFS_MP_SAP_B>,
> +				 <&infracfg_ao
> CLK_INFRA_AO_UFS_TX_SYMBOL>,
> +				 <&infracfg_ao
> CLK_INFRA_AO_PERI_UFS_MEM_SUB>;
> +			clock-names = "ufs", "ufs_aes", "ufs_tick",
> +					"unipro_sysclk",
> "unipro_tick",
> +					"unipro_mp_bclk",
> "ufs_tx_symbol",
> +					"ufs_mem_sub";
> +			freq-table-hz = <0 0>, <0 0>, <0 0>,
> +					<0 0>, <0 0>, <0 0>,
> +					<0 0>, <0 0>;
> +
> +			mediatek,ufs-disable-mcq;
> +			status = "disabled";
> +		};
> +
>  		lvts_mcu: thermal-sensor@...78000 {
>  			compatible = "mediatek,mt8195-lvts-mcu";
>  			reg = <0 0x11278000 0 0x1000>;


Reviewed-by: Peter Wang <peter.wang@...iatek.com>