linux-kernel - Re: [PATCH v5 1/3] PCI: dwc: enable PCI Power Control Slot driver for QCOM

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <a243dc20-6b48-425f-ae43-786d347b2458@quicinc.com>
Date: Thu, 24 Jul 2025 10:52:09 +0800
From: "Wenbin Yao (Consultant)" <quic_wenbyao@...cinc.com>
To: Bjorn Helgaas <helgaas@...nel.org>
CC: <lpieralisi@...nel.org>, <kwilczynski@...nel.org>, <mani@...nel.org>,
        <robh@...nel.org>, <bhelgaas@...gle.com>, <sfr@...b.auug.org.au>,
        <qiang.yu@....qualcomm.com>, <linux-pci@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>, <andersson@...nel.org>,
        <konradybcio@...nel.org>, <krzk+dt@...nel.org>, <conor+dt@...nel.org>,
        <linux-arm-msm@...r.kernel.org>, <devicetree@...r.kernel.org>,
        <krishna.chundru@....qualcomm.com>, <quic_vbadigan@...cinc.com>,
        <quic_mrana@...cinc.com>, <quic_cang@...cinc.com>
Subject: Re: [PATCH v5 1/3] PCI: dwc: enable PCI Power Control Slot driver for
 QCOM

On 7/23/2025 7:22 AM, Bjorn Helgaas wrote:
> In subject:
>
>    PCI: qcom: Enable PCI Power Control Slot driver
>
> This is not a generic dwc change; it's specific to qcom, so I want the
> subject to reflect that.
>
> We can fix this when applying unless other changes are needed.

OK， will fix it.

>
> On Tue, Jul 22, 2025 at 05:11:49PM +0800, Wenbin Yao wrote:
>> From: Qiang Yu <qiang.yu@....qualcomm.com>
>>
>> Enable the pwrctrl driver, which is utilized to manage the power supplies
>> of the devices connected to the PCI slots. This ensures that the voltage
>> rails of the standard PCI slots on some platforms eg. X1E80100-QCP can be
>> correctly turned on/off if they are described under PCIe port device tree
>> node.
>>
>> Signed-off-by: Qiang Yu <qiang.yu@....qualcomm.com>
>> Signed-off-by: Wenbin Yao <quic_wenbyao@...cinc.com>
>> ---
>>   drivers/pci/controller/dwc/Kconfig | 1 +
>>   1 file changed, 1 insertion(+)
>>
>> diff --git a/drivers/pci/controller/dwc/Kconfig b/drivers/pci/controller/dwc/Kconfig
>> index ff6b6d9e1..deafc512b 100644
>> --- a/drivers/pci/controller/dwc/Kconfig
>> +++ b/drivers/pci/controller/dwc/Kconfig
>> @@ -298,6 +298,7 @@ config PCIE_QCOM
>>   	select CRC8
>>   	select PCIE_QCOM_COMMON
>>   	select PCI_HOST_COMMON
>> +	select PCI_PWRCTRL_SLOT
>>   	help
>>   	  Say Y here to enable PCIe controller support on Qualcomm SoCs. The
>>   	  PCIe controller uses the DesignWare core plus Qualcomm-specific
>> -- 
>> 2.34.1
>>
-- 
With best wishes
Wenbin