[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <897b0cde-79b7-403b-91b2-7688cfd3f893@arm.com>
Date: Wed, 6 Aug 2025 19:04:37 +0100
From: James Morse <james.morse@....com>
To: "Shaopeng Tan (Fujitsu)" <tan.shaopeng@...itsu.com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org" <linux-arm-kernel@...ts.infradead.org>
Cc: Rob Herring <robh@...nel.org>, Ben Horgan <ben.horgan@....com>,
Rohit Mathew <rohit.mathew@....com>,
Shanker Donthineni <sdonthineni@...dia.com>, Zeng Heng
<zengheng4@...wei.com>, Lecopzer Chen <lecopzerc@...dia.com>,
Carl Worth <carl@...amperecomputing.com>,
"shameerali.kolothum.thodi@...wei.com"
<shameerali.kolothum.thodi@...wei.com>,
D Scott Phillips OS <scott@...amperecomputing.com>,
"lcherian@...vell.com" <lcherian@...vell.com>,
"bobo.shaobowang@...wei.com" <bobo.shaobowang@...wei.com>,
"baolin.wang@...ux.alibaba.com" <baolin.wang@...ux.alibaba.com>,
Jamie Iles <quic_jiles@...cinc.com>, Xin Hao <xhao@...ux.alibaba.com>,
"peternewman@...gle.com" <peternewman@...gle.com>,
"dfustini@...libre.com" <dfustini@...libre.com>,
"amitsinght@...vell.com" <amitsinght@...vell.com>,
David Hildenbrand <david@...hat.com>, Rex Nie <rex.nie@...uarmicro.com>,
Dave Martin <dave.martin@....com>, Koba Ko <kobak@...dia.com>
Subject: Re: [RFC PATCH 16/36] arm_mpam: Add MPAM MSC register layout
definitions
Hi Shaopeng,
On 17/07/2025 02:04, Shaopeng Tan (Fujitsu) wrote:
>> Memory Partitioning and Monitoring (MPAM) has memory mapped devices
>> (MSCs) with an identity/configuration page.
>>
>> Add the definitions for these registers as offset within the page(s).
>> diff --git a/drivers/platform/arm64/mpam/mpam_internal.h
>> b/drivers/platform/arm64/mpam/mpam_internal.h
>> index d49bb884b433..9110c171d9d2 100644
>> --- a/drivers/platform/arm64/mpam/mpam_internal.h
>> +++ b/drivers/platform/arm64/mpam/mpam_internal.h
>> @@ -150,4 +150,272 @@ extern struct list_head mpam_classes; int
>> +/*
>> + * MSMON_CFG_CSU_CTL - Memory system performance monitor configure
>> cache storage
>> + * usage monitor control register
>> + * MSMON_CFG_MBWU_CTL - Memory system performance monitor
>> configure memory
>> + * bandwidth usage monitor control register
>> + */
>> +#define MSMON_CFG_x_CTL_TYPE GENMASK(7, 0)
>> +#define MSMON_CFG_x_CTL_OFLOW_STATUS_L BIT(15)
>> +#define MSMON_CFG_x_CTL_MATCH_PARTID BIT(16)
>> +#define MSMON_CFG_x_CTL_MATCH_PMG BIT(17)
>> +#define MSMON_CFG_x_CTL_SCLEN BIT(19)
>> +#define MSMON_CFG_x_CTL_SUBTYPE GENMASK(23, 20)
>> +#define MSMON_CFG_x_CTL_OFLOW_FRZ BIT(24)
>> +#define MSMON_CFG_x_CTL_OFLOW_INTR BIT(25)
>> +#define MSMON_CFG_x_CTL_OFLOW_STATUS BIT(26)
>> +#define MSMON_CFG_x_CTL_CAPT_RESET BIT(27)
>> +#define MSMON_CFG_x_CTL_CAPT_EVNT GENMASK(30, 28)
>> +#define MSMON_CFG_x_CTL_EN BIT(31)
>> +
>> +#define MSMON_CFG_MBWU_CTL_TYPE_MBWU
>> 0x42
>> +#define MSMON_CFG_MBWU_CTL_TYPE_CSU
>> 0x43
> MSMON_CFG_CSU_CTL_TYPE_CSU?
Yup, copy-and-paste error. Thanks!
James
Powered by blists - more mailing lists