| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <8860287d-3f3c-4079-b72a-63e8569e8f9a@arm.com> Date: Wed, 6 Aug 2025 19:05:07 +0100 From: James Morse <james.morse@....com> To: Ben Horgan <ben.horgan@....com>, linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org Cc: Rob Herring <robh@...nel.org>, Rohit Mathew <rohit.mathew@....com>, Shanker Donthineni <sdonthineni@...dia.com>, Zeng Heng <zengheng4@...wei.com>, Lecopzer Chen <lecopzerc@...dia.com>, Carl Worth <carl@...amperecomputing.com>, shameerali.kolothum.thodi@...wei.com, D Scott Phillips OS <scott@...amperecomputing.com>, lcherian@...vell.com, bobo.shaobowang@...wei.com, tan.shaopeng@...itsu.com, baolin.wang@...ux.alibaba.com, Jamie Iles <quic_jiles@...cinc.com>, Xin Hao <xhao@...ux.alibaba.com>, peternewman@...gle.com, dfustini@...libre.com, amitsinght@...vell.com, David Hildenbrand <david@...hat.com>, Rex Nie <rex.nie@...uarmicro.com>, Dave Martin <dave.martin@....com>, Koba Ko <kobak@...dia.com> Subject: Re: [RFC PATCH 16/36] arm_mpam: Add MPAM MSC register layout definitions Hi Ben, On 24/07/2025 15:02, Ben Horgan wrote: > On 11/07/2025 19:36, James Morse wrote: >> Memory Partitioning and Monitoring (MPAM) has memory mapped devices >> (MSCs) with an identity/configuration page. >> >> Add the definitions for these registers as offset within the page(s). >> diff --git a/drivers/platform/arm64/mpam/mpam_internal.h b/drivers/platform/arm64/mpam/ >> mpam_internal.h >> index d49bb884b433..9110c171d9d2 100644 >> --- a/drivers/platform/arm64/mpam/mpam_internal.h >> +++ b/drivers/platform/arm64/mpam/mpam_internal.h >> @@ -150,4 +150,272 @@ extern struct list_head mpam_classes; >> int mpam_get_cpumask_from_cache_id(unsigned long cache_id, u32 cache_level, >> cpumask_t *affinity); >> +/* >> + * MPAM MSCs have the following register layout. See: >> + * Arm Architecture Reference Manual Supplement - Memory System Resource >> + * Partitioning and Monitoring (MPAM), for Armv8-A. DDI 0598A.a > I've been checking this against https://developer.arm.com/documentation/ihi0099/latest/ as > that looks to be the current document although hopefully the contents are non- > contradictory. Yeah, A.a was the first release, they then split that document up and the CPU half got consumed by the arm-arm. (pacman, but in pdf form). I've updated this comment to point to the more modern 'system component specification', aka "all the mmio stuff". >> +/* MPAMF_IDR - MPAM features ID register */ >> +#define MPAMF_IDR_PARTID_MAX GENMASK(15, 0) >> +#define MPAMF_IDR_PMG_MAX GENMASK(23, 16) >> +#define MPAMF_IDR_HAS_CCAP_PART BIT(24) >> +#define MPAMF_IDR_HAS_CPOR_PART BIT(25) >> +#define MPAMF_IDR_HAS_MBW_PART BIT(26) >> +#define MPAMF_IDR_HAS_PRI_PART BIT(27) >> +#define MPAMF_IDR_HAS_EXT BIT(28) > MPAMF_IDR_EXT. The field name is ext rather than has_ext. Making it the odd one out! I'll change this in the hope that one day this sort of thing can be generated. >> +#define MPAMF_IDR_HAS_IMPL_IDR BIT(29) >> +#define MPAMF_IDR_HAS_MSMON BIT(30) >> +#define MPAMF_IDR_HAS_PARTID_NRW BIT(31) >> +#define MPAMF_IDR_HAS_RIS BIT(32) >> +#define MPAMF_IDR_HAS_EXT_ESR BIT(38) > MPAMF_IDR_HAS_EXTD_ESR. Missing D. Fixed. >> +#define MPAMF_IDR_HAS_ESR BIT(39) >> +#define MPAMF_IDR_RIS_MAX GENMASK(59, 56) >> + >> +/* MPAMF_MSMON_IDR - MPAM performance monitoring ID register */ >> +#define MPAMF_MSMON_IDR_MSMON_CSU BIT(16) >> +#define MPAMF_MSMON_IDR_MSMON_MBWU BIT(17) >> +#define MPAMF_MSMON_IDR_HAS_LOCAL_CAPT_EVNT BIT(31) >> + >> +/* MPAMF_CPOR_IDR - MPAM features cache portion partitioning ID register */ >> +#define MPAMF_CPOR_IDR_CPBM_WD GENMASK(15, 0) >> + >> +/* MPAMF_CCAP_IDR - MPAM features cache capacity partitioning ID register */ >> +#define MPAMF_CCAP_IDR_HAS_CMAX_SOFTLIM BIT(31) >> +#define MPAMF_CCAP_IDR_NO_CMAX BIT(30) >> +#define MPAMF_CCAP_IDR_HAS_CMIN BIT(29) >> +#define MPAMF_CCAP_IDR_HAS_CASSOC BIT(28) >> +#define MPAMF_CCAP_IDR_CASSOC_WD GENMASK(12, 8) >> +#define MPAMF_CCAP_IDR_CMAX_WD GENMASK(5, 0) > nit: Field ordering differs from the other registers. Fixed, [..] >> +/* MPAMF_ESR - MPAM Error Status Register */ >> +#define MPAMF_ESR_PARTID_OR_MON GENMASK(15, 0) Probably a better name but PARTID_MON is in the specification. Fixed, [..] >> +/* >> + * MSMON_CFG_CSU_CTL - Memory system performance monitor configure cache storage >> + * usage monitor control register >> + * MSMON_CFG_MBWU_CTL - Memory system performance monitor configure memory >> + * bandwidth usage monitor control register >> + */ >> +#define MSMON_CFG_x_CTL_TYPE GENMASK(7, 0) >> +#define MSMON_CFG_x_CTL_OFLOW_STATUS_L BIT(15) > No OFLOW_STATUS_L for csu. You're suggesting there shouldn't be an 'x' in the middle? Sure. Overflow is nonsense for the CSU 'counters' as they don't count up, so can't overflow. (and yet they have an overflow status bit!) >> +#define MSMON_CFG_x_CTL_MATCH_PARTID BIT(16) >> +#define MSMON_CFG_x_CTL_MATCH_PMG BIT(17) >> +#define MSMON_CFG_x_CTL_SCLEN BIT(19) >> +#define MSMON_CFG_x_CTL_SUBTYPE GENMASK(23, 20) > GENMASK(22,20)> +#define MSMON_CFG_x_CTL_OFLOW_FRZ BIT(24) >> +#define MSMON_CFG_x_CTL_OFLOW_INTR BIT(25) (Are you using Outlook?) >> +#define MSMON_CFG_x_CTL_OFLOW_STATUS BIT(26) >> +#define MSMON_CFG_x_CTL_CAPT_RESET BIT(27) >> +#define MSMON_CFG_x_CTL_CAPT_EVNT GENMASK(30, 28) >> +#define MSMON_CFG_x_CTL_EN BIT(31) >> + >> +#define MSMON_CFG_MBWU_CTL_TYPE_MBWU 0x42 >> +#define MSMON_CFG_MBWU_CTL_TYPE_CSU 0x43 >> + >> +#define MSMON_CFG_MBWU_CTL_SUBTYPE_NONE 0 >> +#define MSMON_CFG_MBWU_CTL_SUBTYPE_READ 1 >> +#define MSMON_CFG_MBWU_CTL_SUBTYPE_WRITE 2 >> +#define MSMON_CFG_MBWU_CTL_SUBTYPE_BOTH 3 > I'm not sure where these come from? SUBTYPE is marked unused in the spec. Remove?> + Looks like an earlier version of RWBW feature. I'll rip these out. >> +#define MSMON_CFG_MBWU_CTL_SUBTYPE_MAX 3 >> +#define MSMON_CFG_MBWU_CTL_SUBTYPE_MASK 0x3 > Remove for same reason. >> + >> +/* >> + * MSMON_CFG_MBWU_FLT - Memory system performance monitor configure memory >> + * bandwidth usage monitor filter register >> + */ >> +#define MSMON_CFG_MBWU_FLT_PARTID GENMASK(15, 0) >> +#define MSMON_CFG_MBWU_FLT_PMG GENMASK(23, 16) >> +#define MSMON_CFG_MBWU_FLT_RWBW GENMASK(31, 30) >> + >> +/* >> + * MSMON_CSU - Memory system performance monitor cache storage usage monitor >> + * register >> + * MSMON_CSU_CAPTURE - Memory system performance monitor cache storage usage >> + * capture register >> + * MSMON_MBWU - Memory system performance monitor memory bandwidth usage >> + * monitor register >> + * MSMON_MBWU_CAPTURE - Memory system performance monitor memory bandwidth usage >> + * capture register >> + */ >> +#define MSMON___VALUE GENMASK(30, 0) >> +#define MSMON___NRDY BIT(31) >> +#define MSMON_MBWU_L_VALUE GENMASK(62, 0) > This gets renamed in the series. I think all registers layout definitions can be added in > this commit. Yup, I've pulled that hunk in. (and spotted there is another) Adding them all here was the plan. (and there will be a few that don't get used) Thanks for going through all those! James
Powered by blists - more mailing lists