lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <99ffa8fd-d2b5-402f-8a59-59d60ab49afd@mailbox.org>
Date: Wed, 6 Aug 2025 17:05:59 +0200
From: Marek Vasut <marek.vasut@...lbox.org>
To: Geert Uytterhoeven <geert@...ux-m68k.org>
Cc: linux-arm-kernel@...ts.infradead.org, Conor Dooley <conor+dt@...nel.org>,
 Krzysztof Kozlowski <krzk+dt@...nel.org>, Magnus Damm
 <magnus.damm@...il.com>, Rob Herring <robh@...nel.org>,
 devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
 linux-renesas-soc@...r.kernel.org
Subject: Re: [PATCH] ARM: dts: renesas: Add boot phase tags marking to Renesas
 RZ/A1

On 8/6/25 11:11 AM, Geert Uytterhoeven wrote:
> Hi Marek,

Hi,

>> @@ -639,6 +643,7 @@ ostm0: timer@...ec000 {
>>                          interrupts = <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>;
>>                          clocks = <&mstp5_clks R7S72100_CLK_OSTM0>;
>>                          power-domains = <&cpg_clocks>;
>> +                       bootph-all;
> 
> Please move this to the board-specific .dts files, where this node
> is enabled.
Shouldn't we rather enable OSTM0 by default , it is enabled in all RZA1 
upstream board DTs it seems.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ