[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <3c2fef69e80a3e4dde47a9449b49f679211a0c2e.1756344464.git.unicorn_wang@outlook.com>
Date: Thu, 28 Aug 2025 10:18:21 +0800
From: Chen Wang <unicornxw@...il.com>
To: kwilczynski@...nel.org,
u.kleine-koenig@...libre.com,
aou@...s.berkeley.edu,
alex@...ti.fr,
arnd@...db.de,
bwawrzyn@...co.com,
bhelgaas@...gle.com,
unicorn_wang@...look.com,
conor+dt@...nel.org,
18255117159@....com,
inochiama@...il.com,
kishon@...nel.org,
krzk+dt@...nel.org,
lpieralisi@...nel.org,
mani@...nel.org,
palmer@...belt.com,
paul.walmsley@...ive.com,
robh@...nel.org,
s-vadapalli@...com,
tglx@...utronix.de,
thomas.richard@...tlin.com,
sycamoremoon376@...il.com,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
linux-pci@...r.kernel.org,
linux-riscv@...ts.infradead.org,
sophgo@...ts.linux.dev,
rabenda.cn@...il.com,
chao.wei@...hgo.com,
xiaoguang.xing@...hgo.com,
fengchun.li@...hgo.com
Subject: [PATCH 5/5] riscv: sophgo: dts: enable pcie for PioneerBox
From: Chen Wang <unicorn_wang@...look.com>
Enable pcie controllers for PioneerBox, which uses SG2042 SoC.
Signed-off-by: Chen Wang <unicorn_wang@...look.com>
---
arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts | 12 ++++++++++++
1 file changed, 12 insertions(+)
diff --git a/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts b/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts
index ef3a602172b1..6574d8e0b369 100644
--- a/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts
+++ b/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts
@@ -128,6 +128,18 @@ uart0-rx-pins {
};
};
+&pcie_rc0 {
+ status = "okay";
+};
+
+&pcie_rc1 {
+ status = "okay";
+};
+
+&pcie_rc2 {
+ status = "okay";
+};
+
&sd {
pinctrl-0 = <&sd_cfg>;
pinctrl-names = "default";
--
2.34.1
Powered by blists - more mailing lists