[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAAhV-H5E6UMo2zQiDLr3nBUGUt0HCfmCza5zja9eqL9jThKhoA@mail.gmail.com>
Date: Fri, 29 Aug 2025 18:13:09 +0800
From: Huacai Chen <chenhuacai@...nel.org>
To: Bibo Mao <maobibo@...ngson.cn>
Cc: Tianrui Zhao <zhaotianrui@...ngson.cn>, Xianglai Li <lixianglai@...ngson.cn>, kvm@...r.kernel.org,
loongarch@...ts.linux.dev, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 0/5] LoongArch: KVM: Support various access size with
pch_pic emulation
Applied with some modifications (e.g. rename LoongArchPIC_ID to
pch_pic_id for kernel coding style), so you'd better test it [1].
[1] https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson.git/log/?h=loongarch-kvm
Huacai
On Mon, Aug 11, 2025 at 10:13 AM Bibo Mao <maobibo@...ngson.cn> wrote:
>
> With PCH PIC interrupt controller emulation driver, its access size is
> hardcoded now. Instead the MMIO register can be accessed with different
> size such 1/2/4/8.
>
> This patchset adds various read/write size support with emulation
> function loongarch_pch_pic_read() and loongarch_pch_pic_write().
>
> Bibo Mao (5):
> LoongArch: KVM: Set version information at initial stage
> LoongArch: KVM: Add read length support in loongarch_pch_pic_read()
> LoongArch: KVM: Add IRR and ISR register read emulation
> LoongArch: KVM: Add different length support in
> loongarch_pch_pic_write()
> LoongArch: KVM: Add address alignment check in pch_pic register access
>
> arch/loongarch/include/asm/kvm_pch_pic.h | 15 +-
> arch/loongarch/kvm/intc/pch_pic.c | 239 ++++++++++-------------
> 2 files changed, 120 insertions(+), 134 deletions(-)
>
>
> base-commit: 8f5ae30d69d7543eee0d70083daf4de8fe15d585
> --
> 2.39.3
>
>
Powered by blists - more mailing lists