[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20250904-grape-convent-8c36463138e2@spud>
Date: Thu, 4 Sep 2025 18:58:08 +0100
From: Conor Dooley <conor@...nel.org>
To: Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Alexandre Ghiti <alex@...ti.fr>,
E Shattow <e@...eshell.de>
Cc: conor@...nel.org,
Conor Dooley <conor.dooley@...rochip.com>,
linux-riscv@...ts.infradead.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Hal Feng <hal.feng@...rfivetech.com>,
Minda Chen <minda.chen@...rfivetech.com>
Subject: Re: [PATCH v3 RESEND 0/3] riscv: dts: starfive: jh7110: More U-Boot downstream changes for JH7110
From: Conor Dooley <conor.dooley@...rochip.com>
On Sat, 23 Aug 2025 03:01:40 -0700, E Shattow wrote:
> Bring in additional downstream U-Boot boot loader changes for StarFive
> VisionFive2 board target (and related JH7110 common boards). Create a
> basic dt-binding (and not any Linux driver) in support of the
> memory-controller dts node used in mainline U-Boot. Also add
> bootph-pre-ram hinting to jh7110.dtsi needed at SPL boot phase.
>
> Changes since v2:
>
> [...]
Applied to riscv-dt-for-next, thanks!
[1/3] dt-bindings: memory-controllers: add StarFive JH7110 SoC DMC
https://git.kernel.org/conor/c/f5e36ecc9e4a
[2/3] riscv: dts: starfive: jh7110: add DMC memory controller
https://git.kernel.org/conor/c/7114969021ec
[3/3] riscv: dts: starfive: jh7110: bootph-pre-ram hinting needed by boot loader
https://git.kernel.org/conor/c/8181cc2f3f21
Thanks,
Conor.
Powered by blists - more mailing lists