| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20250905190923.c6uxxurvt6kkxxo4@lcpd911>
Date: Sat, 6 Sep 2025 00:39:23 +0530
From: Dhruva Gole <d-gole@...com>
To: Beleswar Padhi <b-padhi@...com>
CC: <nm@...com>, <vigneshr@...com>, <kristo@...nel.org>, <robh@...nel.org>,
<krzk+dt@...nel.org>, <conor+dt@...nel.org>, <afd@...com>,
<u-kumar1@...com>, <hnagalla@...com>, <jm@...com>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH v3 05/33] arm64: dts: ti: k3-am62p-j722s: Enable remote
processors at board level
On Sep 05, 2025 at 10:48:18 +0530, Beleswar Padhi wrote:
> Remote Processors defined in top-level AM62P-J722S common SoC dtsi
> files are incomplete without the memory carveouts and mailbox
> assignments which are only known at board integration level.
>
> Therefore, disable the remote processors at SoC level and enable them at
> board level where above information is available.
>
> Signed-off-by: Beleswar Padhi <b-padhi@...com>
> Acked-by: Andrew Davis <afd@...com>
> Tested-by: Judith Mendez <jm@...com>
> ---
> v3: Changelog:
> 1. Carried A/B and T/B tags.
>
> Link to v2:
> https://lore.kernel.org/all/20250823160901.2177841-6-b-padhi@ti.com/
>
> v2: Changelog:
> 1. Re-ordered patch from [PATCH 13/33] to [PATCH v2 05/33].
>
> Link to v1:
> https://lore.kernel.org/all/20250814223839.3256046-14-b-padhi@ti.com/
>
> arch/arm64/boot/dts/ti/k3-am62p-j722s-common-mcu.dtsi | 1 +
> arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi | 1 +
> arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 2 ++
> arch/arm64/boot/dts/ti/k3-am67a-beagley-ai.dts | 3 +++
> arch/arm64/boot/dts/ti/k3-j722s-evm.dts | 3 +++
> arch/arm64/boot/dts/ti/k3-j722s-main.dtsi | 1 +
> 6 files changed, 11 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-mcu.dtsi b/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-mcu.dtsi
> index bd6a00d13aea..5288c959f3c1 100644
> --- a/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-mcu.dtsi
> +++ b/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-mcu.dtsi
> @@ -205,6 +205,7 @@ mcu_r5fss0_core0: r5f@...00000 {
> ti,atcm-enable = <0>;
> ti,btcm-enable = <1>;
> ti,loczrama = <0>;
> + status = "disabled";
> };
> };
> };
> diff --git a/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi
> index 6757b37a9de3..8612b45e665c 100644
> --- a/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi
> +++ b/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi
> @@ -136,6 +136,7 @@ wkup_r5fss0_core0: r5f@...00000 {
> ti,atcm-enable = <1>;
> ti,btcm-enable = <1>;
> ti,loczrama = <1>;
> + status = "disabled";
> };
> };
> };
> diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts
> index 899da7896563..2755598fd1f5 100644
> --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts
> +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts
> @@ -725,6 +725,7 @@ &wkup_r5fss0_core0 {
> mboxes = <&mailbox0_cluster0 &mbox_r5_0>;
> memory-region = <&wkup_r5fss0_core0_dma_memory_region>,
> <&wkup_r5fss0_core0_memory_region>;
> + status = "okay";
> };
>
> &mcu_r5fss0 {
> @@ -735,6 +736,7 @@ &mcu_r5fss0_core0 {
> mboxes = <&mailbox0_cluster1 &mbox_mcu_r5_0>;
> memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
> <&mcu_r5fss0_core0_memory_region>;
> + status = "okay";
> };
>
> &main_uart0 {
> diff --git a/arch/arm64/boot/dts/ti/k3-am67a-beagley-ai.dts b/arch/arm64/boot/dts/ti/k3-am67a-beagley-ai.dts
> index bf9b23df1da2..b329e4cb0c37 100644
> --- a/arch/arm64/boot/dts/ti/k3-am67a-beagley-ai.dts
> +++ b/arch/arm64/boot/dts/ti/k3-am67a-beagley-ai.dts
> @@ -515,6 +515,7 @@ &wkup_r5fss0_core0 {
> mboxes = <&mailbox0_cluster0 &mbox_wkup_r5_0>;
> memory-region = <&wkup_r5fss0_core0_dma_memory_region>,
> <&wkup_r5fss0_core0_memory_region>;
> + status = "okay";
> };
>
> &mcu_r5fss0 {
> @@ -525,6 +526,7 @@ &mcu_r5fss0_core0 {
> mboxes = <&mailbox0_cluster1 &mbox_mcu_r5_0>;
> memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
> <&mcu_r5fss0_core0_memory_region>;
> + status = "okay";
> };
>
> &main_r5fss0 {
> @@ -535,6 +537,7 @@ &main_r5fss0_core0 {
> mboxes = <&mailbox0_cluster3 &mbox_main_r5_0>;
> memory-region = <&main_r5fss0_core0_dma_memory_region>,
> <&main_r5fss0_core0_memory_region>;
> + status = "okay";
> };
>
> &c7x_0 {
> diff --git a/arch/arm64/boot/dts/ti/k3-j722s-evm.dts b/arch/arm64/boot/dts/ti/k3-j722s-evm.dts
> index 9d8abfa9afd2..2b9e007432a9 100644
> --- a/arch/arm64/boot/dts/ti/k3-j722s-evm.dts
> +++ b/arch/arm64/boot/dts/ti/k3-j722s-evm.dts
> @@ -850,6 +850,7 @@ &wkup_r5fss0_core0 {
> mboxes = <&mailbox0_cluster0 &mbox_wkup_r5_0>;
> memory-region = <&wkup_r5fss0_core0_dma_memory_region>,
> <&wkup_r5fss0_core0_memory_region>;
> + status = "okay";
> };
>
> &mcu_r5fss0 {
> @@ -860,6 +861,7 @@ &mcu_r5fss0_core0 {
> mboxes = <&mailbox0_cluster1 &mbox_mcu_r5_0>;
> memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
> <&mcu_r5fss0_core0_memory_region>;
> + status = "okay";
> };
>
> &main_r5fss0 {
> @@ -870,6 +872,7 @@ &main_r5fss0_core0 {
> mboxes = <&mailbox0_cluster3 &mbox_main_r5_0>;
> memory-region = <&main_r5fss0_core0_dma_memory_region>,
> <&main_r5fss0_core0_memory_region>;
> + status = "okay";
> };
>
> &c7x_0 {
> diff --git a/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi b/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
> index 993828872dfb..d57fdd38bdce 100644
> --- a/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
> +++ b/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi
> @@ -368,6 +368,7 @@ main_r5fss0_core0: r5f@...00000 {
> ti,atcm-enable = <1>;
> ti,btcm-enable = <1>;
> ti,loczrama = <1>;
> + status = "disabled";
> };
> };
Reviewed-by: Dhruva Gole <d-gole@...com>
--
Best regards,
Dhruva Gole
Texas Instruments Incorporated
Powered by blists - more mailing lists