[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250905061614.c4heyez77to4ovpz@lcpd911>
Date: Fri, 5 Sep 2025 11:46:14 +0530
From: Dhruva Gole <d-gole@...com>
To: Akashdeep Kaur <a-kaur@...com>
CC: <praneeth@...com>, <nm@...com>, <afd@...com>, <vigneshr@...com>,
<u-kumar1@...com>, <sebin.francis@...com>, <kristo@...nel.org>,
<robh@...nel.org>, <krzk+dt@...nel.org>, <conor+dt@...nel.org>,
<linux-arm-kernel@...ts.infradead.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <vishalm@...com>
Subject: Re: [PATCH v5 3/4] arm64: dts: ti: k3-pinctrl: Add the remaining
macros
Hi Akash,
On Sep 05, 2025 at 10:44:47 +0530, Akashdeep Kaur wrote:
> Add the drive strength, schmitt trigger enable macros to pinctrl file.
> Add the missing macros for DeepSleep configuration control referenced
> from "Table 14-6172. Description Of The Pad Configuration Register Bits"
> in AM625 TRM[0].
Isn't what you're really referencing the AM62P TRM ?
Small correction, perhaps it can be fixed up while applying?
> Add some DeepSleep macros to provide combinations that can be used
> directly in device tree files example PIN_DS_OUTPUT_LOW that
> configures pin to be output and also sets its value to 0.
>
> [0] https://www.ti.com/lit/pdf/SPRUJ83
>
> Signed-off-by: Akashdeep Kaur <a-kaur@...com>
> ---
Reviewed-by: Dhruva Gole <d-gole@...com>
[...]
--
Best regards,
Dhruva Gole
Texas Instruments Incorporated
Powered by blists - more mailing lists